English
Language : 

MC68HC11PH8 Datasheet, PDF (49/264 Pages) Motorola, Inc – High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit
PH8.DS03/Modes+mem
—this line does not form part of the document—
[DS97 v 4.1] 08/Apr/97@13:55
1
Table 3-1 Example bootloader baud rates
2
Sync.
byte
Timeou
Baud rates for an E clock of:
t
delay 2.00MHz 2.10MHz 3.00MHz 3.15MHz 4.00MHz
$FF 4 char. 7812 8192 11718 12288 15624
3
$FF
4
1200 1260 1800 1890 2400
$F0 4.9 9600 10080 14400 15120 19200
$FD 17.3 5208 5461 7812 8192 10416
$FD 13 3906 4096 5859 6144 7812
4
5
3.2
On-chip memory
The MC68HC11PH8 MCU includes 2K bytes of on-chip RAM, 48K bytes of ROM/EPROM and 768
bytes of EEPROM. The bootloader ROM occupies a 512 byte block of the memory map. The
CONFIG register is implemented as a separate EEPROM byte.
Start
address
$0000
$0080
$0880
$0D00
$1000
$4000
$BE40
$C000
$FFC0
Ñ$FFFF
Single
chip
Expanded
Special
bootstrap
Special
test
Register
block
RAM
2K bytes
$x000
$x07F
$x080
$x87F





Each of these blocks
can be mapped to any
4K page boundary,
using the INIT register.
EEPROM $xD00
768 bytes $xFFF
BootROM $BE40
Vectors $BFFF
This block may be remapped
to any 4K page, using INIT2.
Special bootstrap mode only.
Special modes only.
$4000
NVM
48K bytes
48K bytes ROM
(MC68HC11PH8) or
48K bytes EPROM
(MC68HC711PH8).
Can be mapped to either
$0000Ð$BFFF or
$4000Ð$FFFF,
using the CONFIG register.
$FFBF
Vectors $FFFF Normal mode vectors.
6
7
8
9
10
11
12
Figure 3-1 MC68HC11PH8/MC68HC711PH8 memory map
13
14
MC68HC11PH8
OPERATING MODES AND ON-CHIP MEMORY
¬TPG
MOTOROLA
3-3
15