|
MC9S12C128V1 Datasheet, PDF (316/690 Pages) Freescale Semiconductor, Inc – MC9S12C Family MC9S12GC Family Reference Manual | |||
|
◁ |
Chapter 10 Freescaleâs Scalable Controller Area Network (S12MSCANV2)
Write: For transmit buffers, anytime when TXEx ï¬ag is set (see Section 10.3.2.7, âMSCAN Transmitter
Flag Register (CANTFLG)â) and the corresponding transmit buffer is selected in CANTBSEL (see
Section 10.3.2.11, âMSCAN Transmit Buffer Selection Register (CANTBSEL)â). Unimplemented for
receive buffers.
Reset: Undeï¬ned (0x00XX) because of RAM-based implementation
Register
Name
Bit 7
6
5
4
3
2
1
Bit 0
IDR0
0x00X0
R
W
ID10
ID9
ID8
ID7
ID6
ID5
ID4
ID3
IDR1
R
0x00X1 W
ID2
ID1
ID0
RTR
IDE (=0)
IDR2
R
0x00X2 W
IDR3
R
0x00X3 W
= Unused, always read âxâ
Figure 10-24. Receive/Transmit Message Buffer â Standard Identiï¬er Mapping
10.3.3.1 Identiï¬er Registers (IDR0âIDR3)
The identiï¬er registers for an extended format identiï¬er consist of a total of 32 bits; ID[28:0], SRR, IDE,
and RTR bits. The identiï¬er registers for a standard format identiï¬er consist of a total of 13 bits; ID[10:0],
RTR, and IDE bits.
10.3.3.1.1 IDR0âIDR3 for Extended Identiï¬er Mapping
Module Base + 0x00X1
R
W
Reset:
7
ID28
6
ID27
5
ID26
4
ID25
3
ID24
2
ID23
1
ID22
x
x
x
x
x
x
x
Figure 10-25. Identiï¬er Register 0 (IDR0) â Extended Identiï¬er Mapping
0
ID21
x
Table 10-24. IDR0 Register Field Descriptions â Extended
Field
7:0
ID[28:21]
Description
Extended Format Identiï¬er â The identiï¬ers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the
most signiï¬cant bit and is transmitted ï¬rst on the CAN bus during the arbitration procedure. The priority of an
identiï¬er is deï¬ned to be highest for the smallest binary number.
316
MC9S12C-Family / MC9S12GC-Family
Freescale Semiconductor
Rev 01.24
|
▷ |