W83877ATF Datasheet, PDF (144/191 Pages) Winbond – enhanced version from Winbonds most popular I/O chip W83877F

W83877ATF
8.2.43 Configuration Register 35 (CR35), default=00H
When the device is in Extended Function mode and EFIR is 35H, the CR35 register can be accessed
through EFDR. The bit definitions are as follows:
765
43
21
0
URACNT0
URACNT1
URACNT2
URACNT3
URACNT4
URACNT5
URACNT6
URACNT7
URACNT7 - URACNT0 (Bit 7 - bit 0): UART A idle timer count.
This register is used to specify the initial value of UART A idle timer. Once UART A enters the
working state (that is, after any access to this device, any IRQ, and any external input), the power
down machine of UART A reloads this count value and the idle timer counts down. When the timer
counts down to zero, UART A enters the power down state ,i.e., sleeping state. If this register is set to
00H, the power down function will be invalid. The time resolution of this value is minute or second,
which is defined by the TMIN_SEL bit of the CR3A. Note that (1). This register is valid only when the
power management function of UART A is enabled, that is, CHIPPME=1 (CR32 bit 7) and
URAPME=1 (CR32 bit 1), (2). If the register is set to 00H, UART A will remain in the current state
(working or sleeping).
8.2.44 Configuration Register 36 (CR36), default=00H
When the device is in Extended Function mode and EFIR is 36H, the CR36 register can be accessed
through EFDR. The bit definitions are as follows:
765
43
21
0
URBCNT0
URBCNT1
URBCNT2
URBCNT3
URBCNT4
URBCNT5
URBCNT6
URBCNT7
URBCNT7 - URBCNT0 (Bit 7 - bit 0): UART B idle timer count.
This register is used to specify the initial value of UART B idle timer. Once UART B enters the
working state (that is, after any access to this device, any IRQ, and any external input), the power
down machine of UART B reloads this count value and the idle timer counts down. When the timer
counts down to zero, UART B enters the power down state ,i.e., sleeping state. If this register is set to
00H, the power down function will be invalid. The time resolution of this value is minute or second,
which is defined by the TMIN_SEL bit of CR3A. Note that (1). This register is valid only when the
power management function of UART B is enabled, that is, CHIPPME=1 (CR32 bit 7) and
URBPME=1 (CR32 bit 0), (2). If the register is set to 00H, UART B will remain in the current state
(working or sleeping).
- 140 -
Publication Release Date: April 1998
Version 0.51