English
Language : 

LM3S5G51 Datasheet, PDF (1222/1266 Pages) Texas Instruments – Stellaris® LM3S5G51 Microcontroller
Register Quick Reference
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
WDTPeriphID0, type RO, offset 0xFE0, reset 0x0000.0005 (see page 542)
WDTPeriphID1, type RO, offset 0xFE4, reset 0x0000.0018 (see page 543)
PID0
WDTPeriphID2, type RO, offset 0xFE8, reset 0x0000.0018 (see page 544)
PID1
WDTPeriphID3, type RO, offset 0xFEC, reset 0x0000.0001 (see page 545)
PID2
WDTPCellID0, type RO, offset 0xFF0, reset 0x0000.000D (see page 546)
PID3
WDTPCellID1, type RO, offset 0xFF4, reset 0x0000.00F0 (see page 547)
CID0
WDTPCellID2, type RO, offset 0xFF8, reset 0x0000.0006 (see page 548)
CID1
WDTPCellID3, type RO, offset 0xFFC, reset 0x0000.00B1 (see page 549)
CID2
Analog-to-Digital Converter (ADC)
ADC0 base: 0x4003.8000
ADC1 base: 0x4003.9000
ADCACTSS, type R/W, offset 0x000, reset 0x0000.0000 (see page 573)
CID3
ADCRIS, type RO, offset 0x004, reset 0x0000.0000 (see page 574)
ADCIM, type R/W, offset 0x008, reset 0x0000.0000 (see page 576)
ADCISC, type R/W1C, offset 0x00C, reset 0x0000.0000 (see page 578)
ADCOSTAT, type R/W1C, offset 0x010, reset 0x0000.0000 (see page 581)
ASEN3 ASEN2 ASEN1 ASEN0
INR3
INR2
INR1
INRDC
INR0
DCONSS3 DCONSS2 DCONSS1 DCONSS0
MASK3 MASK2 MASK1 MASK0
DCINSS3 DCINSS2 DCINSS1 DCINSS0
IN3
IN2
IN1
IN0
ADCEMUX, type R/W, offset 0x014, reset 0x0000.0000 (see page 583)
OV3
OV2
OV1
OV0
EM3
EM2
ADCUSTAT, type R/W1C, offset 0x018, reset 0x0000.0000 (see page 588)
EM1
EM0
ADCSSPRI, type R/W, offset 0x020, reset 0x0000.3210 (see page 589)
UV3
UV2
UV1
UV0
SS3
SS2
SS1
SS0
1222
Texas Instruments-Production Data
January 23, 2012