English
Language : 

LM3S5G51 Datasheet, PDF (1120/1266 Pages) Texas Instruments – Stellaris® LM3S5G51 Microcontroller
Signal Tables
Table 23-2. Signals by Pin Number (continued)
Pin Number
Pin Name
Pin Type Buffer Typea Description
XOSC0
52
I
Analog Hibernation module oscillator crystal input or an external clock
reference input. Note that this is either a 4.194304-MHz crystal or
a 32.768-kHz oscillator for the Hibernation module RTC. See the
CLKSEL bit in the HIBCTL register.
53
XOSC1
O
Analog Hibernation module oscillator crystal output. Leave unconnected
when using a single-ended clock source.
54
GND
-
Power Ground reference for logic and I/O pins.
VBAT
55
-
Power Power source for the Hibernation module. It is normally connected
to the positive terminal of a battery and serves as the battery
backup/Hibernation module power-source supply.
56
VDD
-
Power Positive supply for I/O and some logic.
57
GND
-
Power Ground reference for logic and I/O pins.
PF4
I/O
TTL
GPIO port F bit 4.
C0o
O
TTL
Analog comparator 0 output.
58
CCP0
I/O
TTL
Capture/Compare/PWM 0.
Fault0
I
TTL
PWM Fault 0.
SSI1Rx
I
TTL
SSI module 1 receive.
PF3
I/O
TTL
GPIO port F bit 3.
PWM3
O
TTL
PWM 3. This signal is controlled by PWM Generator 1.
59
PWM5
O
TTL
PWM 5. This signal is controlled by PWM Generator 2.
SSI1Fss
I/O
TTL
SSI module 1 frame.
PF2
I/O
TTL
GPIO port F bit 2.
PWM2
O
TTL
PWM 2. This signal is controlled by PWM Generator 1.
60
PWM4
O
TTL
PWM 4. This signal is controlled by PWM Generator 2.
SSI1Clk
I/O
TTL
SSI module 1 clock.
PF1
I/O
TTL
GPIO port F bit 1.
CAN1Tx
O
TTL
CAN module 1 transmit.
CCP3
I/O
TTL
Capture/Compare/PWM 3.
61
I2S0TXMCLK
I/O
TTL
I2S module 0 transmit master clock.
IDX1
I
TTL
QEI module 1 index.
PWM1
O
TTL
PWM 1. This signal is controlled by PWM Generator 0.
U1RTS
O
TTL
UART module 1 Request to Send modem flow control output line.
PH6
I/O
TTL
GPIO port H bit 6.
62
PWM4
O
TTL
PWM 4. This signal is controlled by PWM Generator 2.
SSI1Rx
I
TTL
SSI module 1 receive.
PH5
I/O
TTL
GPIO port H bit 5.
63
Fault2
I
TTL
PWM Fault 2.
SSI1Fss
I/O
TTL
SSI module 1 frame.
64
RST
I
TTL
System reset input.
1120
Texas Instruments-Production Data
January 23, 2012