GXLV Datasheet, PDF (58/247 Pages) National Semiconductor (TI) – Geode™ GXLV Processor Series Low Power Integrated x86 Solutions

Processor Programming (Continued)
Bit
Name
TR7 Register
31:12
Physical
Address
11:10
9:7
RSVD
TLB LRU
4
PL
3:2
REP
1:0
RSVD
TR6 Register
31:12
Linear
Address
11
V
10:9
D, D#
8:7
U, U#
6:5
R, R#
4:1
RSVD
0
C
Table 3-15. TR7-TR6 Bit Definitions
Description
TLB Test Data Register (R/W)
Physical Address:
TLB lookup: Data field from the TLB.
TLB write: Data field written into the TLB.
Reserved: Set to 0.
LRU Bits:
TLB lookup: LRU bits associated with the TLB entry before the TLB lookup.
TLB write: Ignored.
PL Bit:
TLB lookup: If PL = 1, read hit occurred. If PL = 0, read miss occurred.
TLB write: If PL = 1, REP field is used to select the set. If PL = 0, the pseudo-LRU replacement algorithm
is used to select the set.
Set Selection:
TLB lookup: If PL = 1, this field indicates the set in which the tag was found. If PL = 0, undefined data.
TLB write: If PL = 1, this field selects one of the four sets for replacement. If PL = 0, ignored.
Reserved: Set to 0.
TLB Test Control Register (R/W)
Linear Address:
TLB lookup: The TLB is interrogated per this address. If one and only one match occurs in the TLB, the
rest of the fields in TR6 and TR7 are updated per the matching TLB entry.
TLB write: A TLB entry is allocated to this linear address.
Valid Bit:
TLB write: If V = 1, the TLB entry contains valid data. If V = 0, target entry is invalidated.
Dirty Attribute Bit and its Complement (D, D#):
User/Supervisor Attribute Bit and its Complement (U, U#):
Read/Write Attribute Bit and its Complement (R, R#):
Effect on TLB Lookup
Effect on TLB Write
00 =
01 =
10 =
11 =
Do not match
Match if D, U, or R bit is a 0
Match if D, U, or R bit is a 1
Match if D, U, or R bit is either a 1 or 0
Undefined
Clear the bit
Set the bit
Undefined
Reserved: Set to 0.
Command Bit:
If C = 1: TLB lookup.
If C = 0: TLB write.
www.national.com
58
Revision 1.1