MC68HC908LJ24 Datasheet, PDF (199/464 Pages) Motorola, Inc – Microcontrollers

Freescale Semiconductor, Inc.
Timer Interface Module (TIM)
Functional Description
Addr.
Register Name
Bit 7
6
5
4
3
2
Read:
Timer 2 Channel 0
Bit 7
6
$0032
Register Low Write:
(T2CH0L)
Reset:
5
4
3
2
Indeterminate after reset
Read: CH1F
0
Timer 2 Channel 1 Status
CH1IE
MS1A ELS1B ELS1A
$0033 and Control Register Write: 0
(T2SC1)
Reset: 0
0
0
0
0
0
$0034
Read:
Timer 2 Channel 1
Bit 15
14
Register High Write:
(T2CH1H)
Reset:
13
12
11
10
Indeterminate after reset
Read:
Timer 2 Channel 1
Bit 7
6
$0035
Register Low Write:
(T2CH1L)
Reset:
5
4
3
2
Indeterminate after reset
= Unimplemented
Figure 11-2. TIM I/O Register Summary (Sheet 3 of 3)
1
Bit 0
1
Bit 0
TOV1 CH1MAX
0
0
9
Bit 8
1
Bit 0
11.5.1 TIM Counter Prescaler
The TIM clock source can be one of the seven prescaler outputs or the
TIM clock pin, TCLK. The prescaler generates seven clock rates from
the internal bus clock. The prescaler select bits, PS[2:0], in the TIM
status and control register select the TIM clock source.
11.5.2 Input Capture
With the input capture function, the TIM can capture the time at which an
external event occurs. When an active edge occurs on the pin of an input
capture channel, the TIM latches the contents of the TIM counter into the
TIM channel registers, TCHxH:TCHxL. The polarity of the active edge is
programmable. Input captures can generate TIM CPU interrupt
requests.
MC68HC908LJ24/LK24 — Rev. 2
MOTOROLA
Timer Interface Module (TIM)
For More Information On This Product,
Go to: www.freescale.com
Data Sheet
199