|
MC68HC908LJ24 Datasheet, PDF (130/464 Pages) Motorola, Inc – Microcontrollers | |||
|
◁ |
Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
8.6.3 PLL Multiplier Select Registers
The PLL multiplier select registers (PMSH and PMSL) contain the
programming information for the modulo feedback divider.
Address: $0038
Bit 7
6
5
4
3
2
1
Bit 0
Read: 0
0
0
0
MUL11 MUL10 MUL9 MUL8
Write:
Reset: 0
0
0
0
0
0
0
0
= Unimplemented
Figure 8-6. PLL Multiplier Select Register High (PMSH)
Address: $0039
Bit 7
6
5
4
3
2
1
Bit 0
Read:
MUL7
Write:
MUL6
MUL5
MUL4
MUL3
MUL2
MUL1
MUL0
Reset: 0
1
0
0
0
0
0
0
Figure 8-7. PLL Multiplier Select Register Low (PMSL)
MUL[11:0] â Multiplier Select Bits
These read/write bits control the modulo feedback divider that selects
the VCO frequency multiplier N. (See 8.4.3 PLL Circuits and 8.4.6
Programming the PLL.) A value of $0000 in the multiplier select
registers configure the modulo feedback divider the same as a value
of $0001. Reset initializes the registers to $0040 for a default multiply
value of 64.
NOTE: The multiplier select bits have built-in protection such that they cannot
be written when the PLL is on (PLLON = 1).
Data Sheet
130
MC68HC908LJ24/LK24 â Rev. 2
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
|
▷ |