MC68HC908LJ24 Datasheet, PDF (110/464 Pages) Motorola, Inc – Microcontrollers

Freescale Semiconductor, Inc.
Clock Generator Module (CGM)
8.7 Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .133
8.8 Special Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
8.8.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .133
8.8.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .134
8.8.3 CGM During Break Interrupts. . . . . . . . . . . . . . . . . . . . . . . 134
8.9 Acquisition/Lock Time Specifications . . . . . . . . . . . . . . . . . . . 135
8.9.1 Acquisition/Lock Time Definitions. . . . . . . . . . . . . . . . . . . .135
8.9.2 Parametric Influences on Reaction Time . . . . . . . . . . . . . . 135
8.9.3 Choosing a Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
8.2 Introduction
This section describes the clock generator module (CGM). The CGM
generates the base clock signal, CGMOUT, which is based on either the
oscillator clock divided by two or the divided phase-locked loop (PLL)
clock, CGMPCLK, divided by two. CGMOUT is the clock from which the
SIM derives the system clocks, including the bus clock, which is at a
frequency of CGMOUT÷2.
The PLL is a frequency generator designed for use with a low frequency
crystal (typically 32.768kHz) to generate a base frequency and dividing
to a maximum bus frequency of 8MHz.
Data Sheet
110
MC68HC908LJ24/LK24 — Rev. 2
Clock Generator Module (CGM)
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA