|
RG82855GMESL72L Datasheet, PDF (5/213 Pages) Intel Corporation – Intel® 855GM/855GME Chipset Graphics and Memory Controller Hub (GMCH) | |||
|
◁ |
R
4.9.2 DID â Device Identification Register..................................................... 87
4.9.3 PCICMD â PCI Command Register ..................................................... 88
4.9.4 PCISTS â PCI Status Register ............................................................. 89
4.9.5 RID â Revision Identification Register .................................................. 90
4.9.6 SUBC â Sub-Class Code Register ....................................................... 90
4.9.7 BCC â Base Class Code Register........................................................ 90
4.9.8 HDR â Header Type Register............................................................... 91
4.9.9 SVID â Subsystem Vendor Identification Register ............................... 91
4.9.10 SID â Subsystem Identification Register .............................................. 91
4.9.11 CAPPTR â Capabilities Pointer Register.............................................. 92
4.9.12 DRB â DRAM Row (0:3) Boundary Register (Device #0) .................... 92
4.9.13 DRA â DRAM Row Attribute Register (Device #0)............................... 93
4.9.14 DRT â DRAM Timing Register (Device #0) .......................................... 94
4.9.15 PWRMG â DRAM Controller Power Management Control Register
(Device #0)............................................................................................ 98
4.9.16 DRC â DRAM Controller Mode Register (Device #0)........................... 99
4.9.17 DTC â DRAM Throttling Control Register (Device #0) ....................... 101
4.10 Intel® 855GM/GME GMCH Configuration Process Registers (Device #0,
Function #3)........................................................................................................ 105
4.10.1 VID â Vendor Identification Register .................................................. 106
4.10.2 DID â Device Identification Register................................................... 106
4.10.3 PCICMD â PCI Command Register ................................................... 106
4.10.4 PCISTS â PCI Status Register ........................................................... 107
4.10.5 RID â Revision Identification Register ................................................ 108
4.10.6 SUBC â Sub-Class Code Register ..................................................... 108
4.10.7 BCC â Base Class Code Register...................................................... 108
4.10.8 HDR â Header Type Register............................................................. 109
4.10.9 SVID â Subsystem Vendor Identification Register ............................. 109
4.10.10 ID â Subsystem Identification Register............................................... 109
4.10.11 CAPPTR â Capabilities Pointer Register............................................ 110
4.10.12 HPLLCC â HPLL Clock Control Register (Device #0)........................ 110
4.11 Intel® 852GM GMCH Integrated Graphics Device Registers (Device #2,
Function #0)........................................................................................................ 113
4.11.1 VID â Vendor Identification Register (Device #2) ............................... 114
4.11.2 DID â Device Identification Register (Device #2) ............................... 114
4.11.3 PCICMD â PCI Command Register (Device #2) ................................ 114
4.11.4 PCISTS â PCI Status Register (Device #2)........................................ 115
4.11.5 RID â Revision Identification Register (Device #2) ............................ 116
4.11.6 CC â Class Code Register (Device #2) .............................................. 116
4.11.7 CLS â Cache Line Size Register (Device #2) .................................... 116
4.11.8 MLT â Master Latency Timer Register (Device #2)............................ 117
4.11.9 HDR â Header Type Register (Device #2) ......................................... 117
4.11.10 GMADR â Graphics Memory Range Address Register (Device #2).. 117
4.11.11 MMADR â Memory Mapped Range Address Register (Device #2) ... 118
4.11.12 IOBAR â I/O Base Address Register (Device #2) .............................. 118
4.11.13 SVID â Subsystem Vendor Identification Register (Device #2).......... 119
4.11.14 SID â Subsystem Identification Register (Device #2)......................... 119
4.11.15 ROMADR â Video BIOS ROM Base Address Registers (Device #2) 119
4.11.16 INTRLINE â Interrupt Line Register (Device #2) ................................ 120
4.11.17 INTRPIN â Interrupt Pin Register (Device #2).................................... 120
4.11.18 MINGNT â Minimum Grant Register (Device #2) ............................... 120
4.11.19 MAXLAT â Maximum Latency Register (Device #2) ......................... 120
4.11.20 PMCAP â Power Management Capabilities Register (Device #2)..... 121
Datasheet
5
|
▷ |