|
MC9S08AW16CFUE Datasheet, PDF (68/324 Pages) Freescale Semiconductor, Inc – MC9S08AW60 Features | |||
|
◁ |
Chapter 5 Resets, Interrupts, and System Conï¬guration
UNSTACKING
ORDER
TOWARD LOWER ADDRESSES
7
0
51
42
33
24
15
CONDITION CODE REGISTER
ACCUMULATOR
INDEX REGISTER (LOW BYTE X)*
PROGRAM COUNTER HIGH
PROGRAM COUNTER LOW
SP AFTER
INTERRUPT STACKING
SP BEFORE
THE INTERRUPT
STACKING
ORDER
TOWARD HIGHER ADDRESSES
* High byte (H) of index register is not automatically stacked.
Figure 5-1. Interrupt Stack Frame
When an RTI instruction is executed, these values are recovered from the stack in reverse order. As part of
the RTI sequence, the CPU ï¬lls the instruction pipeline by reading three bytes of program information,
starting from the PC address recovered from the stack.
The status ï¬ag causing the interrupt must be acknowledged (cleared) before returning from the ISR.
Typically, the ï¬ag should be cleared at the beginning of the ISR so that if another interrupt is generated by
this same source, it will be registered so it can be serviced after completion of the current ISR.
5.5.2 External Interrupt Request (IRQ) Pin
External interrupts are managed by the IRQSC status and control register. When the IRQ function is
enabled, synchronous logic monitors the pin for edge-only or edge-and-level events. When the MCU is in
stop mode and system clocks are shut down, a separate asynchronous path is used so the IRQ (if enabled)
can wake the MCU.
5.5.2.1 Pin Conï¬guration Options
The IRQ pin enable (IRQPE) control bit in the IRQSC register must be 1 in order for the IRQ pin to act as
the interrupt request (IRQ) input. As an IRQ input, the user can choose the polarity of edges or levels
detected (IRQEDG), whether the pin detects edges-only or edges and levels (IRQMOD), and whether an
event causes an interrupt or only sets the IRQF ï¬ag which can be polled by software.
When the IRQ pin is conï¬gured to detect rising edges, an optional pulldown resistor is available rather than
a pullup resistor. BIH and BIL instructions may be used to detect the level on the IRQ pin when the pin is
conï¬gured to act as the IRQ input.
MC9S08AW60 Data Sheet, Rev 2
68
Freescale Semiconductor
|
▷ |