English
Language : 

MC9S08AW16CFUE Datasheet, PDF (123/324 Pages) Freescale Semiconductor, Inc – MC9S08AW60 Features
Chapter 7 Central Processor Unit (S08CPUV2)
Table 7-2. HCS08 Instruction Set Summary (Sheet 4 of 7)
Source
Form
Operation
Description
Effect
on CCR
VH I NZC
CPX #opr8i
CPX opr8a
CPX opr16a
CPX oprx16,X
CPX oprx8,X
CPX ,X
CPX oprx16,SP
CPX oprx8,SP
DAA
DBNZ opr8a,rel
DBNZA rel
DBNZX rel
DBNZ oprx8,X,rel
DBNZ ,X,rel
DBNZ oprx8,SP,rel
DEC opr8a
DECA
DECX
DEC oprx8,X
DEC ,X
DEC oprx8,SP
DIV
EOR #opr8i
EOR opr8a
EOR opr16a
EOR oprx16,X
EOR oprx8,X
EOR ,X
EOR oprx16,SP
EOR oprx8,SP
INC opr8a
INCA
INCX
INC oprx8,X
INC ,X
INC oprx8,SP
JMP opr8a
JMP opr16a
JMP oprx16,X
JMP oprx8,X
JMP ,X
JSR opr8a
JSR opr16a
JSR oprx16,X
JSR oprx8,X
JSR ,X
LDA #opr8i
LDA opr8a
LDA opr16a
LDA oprx16,X
LDA oprx8,X
LDA ,X
LDA oprx16,SP
LDA oprx8,SP
LDHX #opr16i
LDHX opr8a
LDHX opr16a
LDHX ,X
LDHX oprx16,X
LDHX oprx8,X
LDHX oprx8,SP
Compare X (Index
Register Low) with
Memory
Decimal Adjust
Accumulator After ADD or
ADC of BCD Values
Decrement and Branch if
Not Zero
Decrement
Divide
Exclusive OR
Memory with
Accumulator
Increment
Jump
Jump to Subroutine
Load Accumulator from
Memory
Load Index Register (H:X)
from Memory
(X) – (M)
(CCR Updated But Operands Not
Changed)
(A)10
Decrement A, X, or M
Branch if (result) ≠ 0
DBNZX Affects X Not H
M ← (M) – 0x01
A ← (A) – 0x01
X ← (X) – 0x01
M ← (M) – 0x01
M ← (M) – 0x01
M ← (M) – 0x01
A ← (H:A)÷(X)
H ← Remainder
A ← (A ⊕ M)
M ← (M) + 0x01
A ← (A) + 0x01
X ← (X) + 0x01
M ← (M) + 0x01
M ← (M) + 0x01
M ← (M) + 0x01
PC ← Jump Address
PC ← (PC) + n (n = 1, 2, or 3)
Push (PCL); SP ← (SP) – 0x0001
Push (PCH); SP ← (SP) – 0x0001
PC ← Unconditional Address
A ← (M)
H:X ← (M:M + 0x0001)
IMM
DIR
EXT
↕
–
–
↕
↕
↕
IX2
IX1
IX
SP2
SP1
U – – ↕ ↕ ↕ INH
DIR
INH
–
–
–
–
–
–
INH
IX1
IX
SP1
DIR
INH
↕
–
–
↕
↕
–
INH
IX1
IX
SP1
– – – – ↕ ↕ INH
IMM
DIR
EXT
0
–
–
↕
↕
–
IX2
IX1
IX
SP2
SP1
DIR
INH
↕
–
–
↕
↕
–
INH
IX1
IX
SP1
DIR
EXT
– – – – – – IX2
IX1
IX
DIR
EXT
– – – – – – IX2
IX1
IX
IMM
DIR
EXT
0
–
–
↕
↕
–
IX2
IX1
IX
SP2
SP1
IMM
DIR
EXT
0 – – ↕ ↕ – IX
IX2
IX1
SP1
A3 ii
2
B3 dd
3
C3 hh ll 4
D3 ee ff 4
E3 ff
3
F3
3
9ED3 ee ff 5
9EE3 ff
4
72
1
3B dd rr 7
4B rr
4
5B rr
4
6B ff rr 7
7B rr
6
9E6B ff rr 8
3A dd
5
4A
1
5A
1
6A ff
5
7A
4
9E6A ff
6
52
6
A8 ii
2
B8 dd
3
C8 hh ll 4
D8 ee ff 4
E8 ff
3
F8
3
9ED8 ee ff 5
9EE8 ff
4
3C dd
5
4C
1
5C
1
6C ff
5
7C
4
9E6C ff
6
BC dd
3
CC hh ll 4
DC ee ff 4
EC ff
3
FC
3
BD dd
5
CD hh ll 6
DD ee ff 6
ED ff
5
FD
5
A6 ii
2
B6 dd
3
C6 hh ll 4
D6 ee ff 4
E6 ff
3
F6
3
9ED6 ee ff 5
9EE6 ff
4
45 jj kk 3
55 dd
4
32 hh ll 5
9EAE
5
9EBE ee ff 6
9ECE ff
5
9EFE ff
5
MC9S08AW60 Data Sheet, Rev 2
Freescale Semiconductor
123