MC68HC908GT16_07 Datasheet, PDF (242/292 Pages) Freescale Semiconductor, Inc – Microcontrollers

Development Support
19.2.2.3 SIM Break Status Register
The SIM break status register (SBSR) contains a flag to indicate that a break caused an exit from wait
mode. This register is only used in emulation mode.
Address: $FE00
Bit 7
6
5
Read:
R
R
R
Write:
Reset:
R = Reserved
4
3
2
1
Bit 0
SBSW
R
R
R
Note⁽¹⁾
R
0
1. Writing a 0 clears SBSW.
Figure 19-7. SIM Break Status Register (SBSR)
SBSW — SIM Break Stop/Wait
SBSW can be read within the break state SWI routine. The user can modify the return address on the
stack by subtracting one from it.
1 = Wait mode was exited by break interrupt
0 = Wait mode was not exited by break interrupt
19.2.2.4 Break Flag Control Register
The SIM break flag control register (SBFCR) contains a bit that enables software to clear status bits while
the MCU is in a break state.
Address: $FE03
Bit 7
6
5
4
3
2
1
Bit 0
Read:
BCFE
R
R
R
R
R
R
R
Write:
Reset: 0
R
= Reserved
Figure 19-8. SIM Break Flag Control Register (SBFCR)
BCFE — Break Clear Flag Enable Bit
This read/write bit enables software to clear status bits by accessing status registers while the MCU is
in a break state. To clear status bits during the break state, the BCFE bit must be set.
1 = Status bits clearable during break
0 = Status bits not clearable during break
MC68HC908GT16 • MC68HC908GT8 • MC68HC08GT16 Data Sheet, Rev. 5.0
242
Freescale Semiconductor