EP7212 Datasheet, PDF (57/136 Pages) Cirrus Logic – HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)

EP7212
Big Endian Mode
0x8000.0003
0x8000.0002
0x8000.0001
0x8000.0000
0x8000.0043
0x8000.0042
0x8000.0041
0x8000.0040
0x0000.0080
0X8000.0000
Name
PADR
PBDR
—
PDDR
PADDR
PBDDR
—
PDDDR
PEDR
PEDDR
Default
0
0
0
0
0
0
0
0
RD/WR
RW
RW
—
RW
RW
RW
—
RW
RW
RW
Size
8
8
8
8
8
8
8
8
3
3
Comments
Port A Data Register
Port B Data Register
Reserved
Port D Data Register
Port A data Direction Register
Port B Data Direction Register
Reserved
Port D Data Direction Register
Port E Data Register
Port E Data Direction Register
Table 28. EP7212 Internal Registers (Big Endian Mode)
All internal registers in the IP7212 are reset (cleared to zero) by a system reset (i.e., nPOR, nURESET, or
nPWRFL signals becoming active), except for the DRAM refresh period register (DPFPR), the Real Time
Clock data register (RTCDR), and the match register (RTCMR), which are only reset by nPOR becoming
active. This ensures that the DRAM contents and system time are preserved through a user reset or power
fail condition.
NOTE: The following Register Descriptions refer to Little Endian Mode Only
5.1.1 PADR Port A Data Register
ADDRESS: 0x8000.0000
Values written to this 8-bit read / write register will be output on Port A pins if the corresponding data
direction bits are set high (port output). Values read from this register reflect the external state of Port
A, not necessarily the value written to it. All bits are cleared by a system reset.
5.1.2 PBDR Port B Data Register
ADDRESS: 0x8000.0001
Values written to this 8-bit read / write register will be output on Port B pins if the corresponding data
direction bits are set high (port output). Values read from this register reflect the external state of Port
B, not necessarily the value written to it. All bits are cleared by a system reset.
5.1.3 PDDR Port D Data Register
ADDRESS: 0x8000.0003
Values written to this 8-bit read / write register will be output on Port D pins if the corresponding data
direction bits are set low (port output). Values read from this register reflect the external state of Port
D, not necessarily the value written to it. All bits are cleared by a system reset.
DS474PP1
57