English
Language : 

C515C_9711 Datasheet, PDF (239/268 Pages) Siemens Semiconductor Group – 8-Bit CMOS Microcontroller
OTP Memory Operation
C515C-8E
10.6 Lock Bits Programming / Read
The C515C-8E has two programmable lock bits which, when programmed according tabie 10-3,
provide four levels of protection for the on-chip OTP program memory.
Table 10-3
Lock Bit Protection Types
Lock Bits at D1,D0 Protection Protection Type
D1
D0
Level
1
1
Level 0 The OTP lock feature is disabled. During normal operation of
the C515C-8E, the state of the EA pin is not latched on reset.
1
0
Level 1 During normal operation of the C515C-8E, MOVC instructions
executed from external program memory are disabled from
fetching code bytes from internal memory. EA is sampled and
latched on reset. An OTP memory read operation is only
possible according to ROM verification mode 2, as it is defined
for a protected ROM version of the C515C-8R. Further
programming of the OTP memory is disabled (reprogramming
security).
0
1
Level 2 Same as level 1, but also OTP memory read operation using
ROM verification mode 2 is disabled.
0
0
Level 3 Same as level 2; but additionally external code execution by
setting EA=low during normal operation of the C515C-8E is no
more possible.
External code execution, which is initiated by an internal
program (e.g. by an internal jump instruction above the ROM
boundary), is still possible.
Note : A 1 means that the lock bit is unprogrammed. 0 means that lock bit is programmed.
For a OTP verify operation at protection level 1, the C515C-8E must be put into the ROM verification
mode 2.
If a device is programmed with protection level 2 or 3, it is no more possible to verify the OTP
content of a customer rejected (FAR) OTP device.
When a protection level has been activated by programming of the lock bits, the basic programming
mode must be left for activation of the protection mechanisms. This means, after the activation of a
protection level further OTP program/verify operations are still possible if the basic programming
mode is maintained.
Figure 10-6 shows the waveform of a lock bit write/read access. For a simple drawing, the PROG
pulse is shortened. In reality, for Lock Bit programming, a 100µs PROG low puls must be applied.
Semiconductor Group
10-9
1997-11-01