MC68HC11PH8 Datasheet, PDF (251/264 Pages) Motorola, Inc – High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit

RAM
RFI
RTI
ROM
RS-232C
SAR
SCI
Set
Silicon glen
Single chip mode
SPI
Test mode
TTL
UART
VCO
Watchdog
Wired-OR
Word
XIRQ
Random access memory. Fast read and write, but contents are lost when the power
is removed.
Radio frequency interference.
Real-time interrupt.
Read-only memory. This type of memory is programmed during device manufacture
and cannot subsequently be altered.
A standard serial communications protocol.
Successive approximation register.
Serial communications interface.
‘1’ — the logic one state; the opposite of ‘clear’.
An area in the central belt of Scotland, so called because of the concentration of
semiconductor manufacturers and users found there.
In this mode the device functions as a self contained unit, requiring only I/O devices
to complete a system.
Serial peripheral interface.
This mode is intended for factory testing.
Transistor-transistor logic.
Universal asynchronous receiver transmitter.
Voltage controlled oscillator.
see ‘COP’.
A means of connecting outputs together such that the resulting composite output
state is the logical OR of the state of the individual outputs.
Two bytes; 16 bits.
Non-maskable interrupt request. The overline indicates that this has an active-low
signal format.
MC68HC11PH8
GLOSSARY
TPG
MOTOROLA
iii