MC68HC16Z1CPV16 Datasheet, PDF (223/500 Pages) Freescale Semiconductor, Inc – Symbols and Operators, CPU16 Register Mnemonics

Freescale Semiconductor, Inc.
C1
IS THIS THE
Y
LAST COMMAND
IN THE QUEUE
N
INCREMENT WORKING
QUEUE POINTER
ASSERT SPIF
STATUS FLAG
IS INTERRUPT
ENABLE BIT
Y
SPIFIE ASSERTED
N
REQUEST INTERRUPT
IS WRAP
ENABLE BIT
ASSERTED
N
DISABLE QSPI
A1
Y
RESET WORKING QUEUE
POINTER TO NEWQP OR $0000
IS HALT
Y
OR FREEZE
ASSERTED
N
HALT QSPI AND
ASSERT HALTA
IS INTERRUPT
ENABLE BIT
Y
HMIE ASSERTED
N
REQUEST INTERRUPT
IS HALT
OR FREEZE
Y
ASSERTED
N
A1
Figure 9-7 Flowchart of QSPI Master Operation (Part 3)
QSPI MSTR3 FLOW 4
M68HC16 Z SERIES
USER’S MANUAL
QUEUED SERIAL MODULE
For More Information On This Product,
Go to: www.freescale.com
9-13