MC68HC16Z1CPV16 Datasheet, PDF (200/500 Pages) Freescale Semiconductor, Inc – Symbols and Operators, CPU16 Register Mnemonics

Freescale Semiconductor, Inc.
Table 8-9 Result Register Formats
Result Data Format
Unsigned
right-justified format
Signed
left-justified format
Unsigned
left-justified format
Description
Conversion result is unsigned right-justified data. Bits [9:0] are used for 10-bit resolution,
bits [7:0] are used for 8-bit conversion (bits [9:8] are zero). Bits [15:10] always return zero
when read.
Conversion result is signed left-justified data. Bits [15:6] are used for 10-bit resolution, bits
[15:8] are used for 8-bit conversion (bits [7:6] are zero). Although the ADC is unipolar, it
is assumed that the zero point is (VRH – VRL) / 2 when this format is used. The value read
from the register is an offset two’s-complement number; for positive input, bit 15 equals
zero, for negative input, bit 15 equals one. Bits [5:0] always return zero when read.
Conversion result is unsigned left-justified data. Bits [15:6] are used for 10-bit resolution,
bits [15:8] are used for 8-bit conversion (bits [7:6] are zero). Bits [5:0] always return zero
when read.
Refer to APPENDIX D REGISTER SUMMARY for register mapping and configuration.
8.8 Pin Considerations
The ADC requires accurate, noise-free input signals for proper operation. The follow-
ing sections discuss the design of external circuitry to maximize ADC performance.
8.8.1 Analog Reference Pins
No A/D converter can be more accurate than its analog reference. Any noise in the
reference can result in at least that much error in a conversion. The reference for the
ADC, supplied by pins V_RH and V_RL, should be low-pass filtered from its source to ob-
tain a noise-free, clean signal. In many cases, simple capacitive bypassing may suf-
fice. In extreme cases, inductors or ferrite beads may be necessary if noise or RF
energy is present. Series resistance is not advisable since there is an effective DC cur-
rent requirement from the reference voltage by the internal resistor string in the RC
DAC array. External resistance may introduce error in this architecture under certain
conditions. Any series devices in the filter network should contain a minimum amount
of DC resistance.
For accurate conversion results, the analog reference voltages must be within the lim-
its defined by V_DDA and V_SSA, as explained in the following subsection.
8.8.2 Analog Power Pins
The analog supply pins (V_DDA and V_SSA) define the limits of the analog reference volt-
ages (V_RH and V_RL) and of the analog multiplexer inputs. Figure 8-4 is a diagram of
the analog input circuitry.
8-14
ANALOG-TO-DIGITAL CONVERTER
For More Information On This Product,
Go to: www.freescale.com
M68HC16 Z SERIES
USER’S MANUAL