|
XRT72L53 Datasheet, PDF (201/467 Pages) Exar Corporation – THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER | |||
|
◁ |
XRT72L53
REV. P1.1.7
THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
áç
PRELIMINARY
TXDS3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0X34)
BIT 7
RO
0
BIT 6
BIT 5
Not Used
RO
RO
0
0
BIT 4
RO
0
BIT 3
TxDL Start
BIT 2
TxDL Busy
R/W
RO
0
0
BIT 1
TxLAPD
Interrupt
Enable
R/W
0
BIT 0
TxLAPD
Interrupt
Status
RUR
1
The purpose of this interrupt is to alert the Microcon-
troller/MIcroprocessor that the LAPD Transmitter has
completed its transmission of a given LAPD (or PM-
DL) Message, and is now ready to transmit the next
PMDL Message, to the Remote Terminal Equipment.
4.3 THE RECEIVE SECTION OF THE XRT72L53 (DS3
MODE OPERATION)
When the XRT72L53 has been configured to operate
in the DS3 Mode, the Receive Section of the
XRT72L53 consists of the following functional blocks.
⢠Receive LIU Interface block
⢠Receive HDLC Controller block
⢠Receive DS3 Framer block
⢠Receive Overhead Data Output Interface block
⢠Receive Payload Data Output Interface block
Figure 72 presents a simple illustration of the Receive
Section of the XRT72L53 Framer IC.
FIGURE 72. A SIMPLE ILLUSTRATION OF THE RECEIVE SECTION OF THE XRT72L53, WHEN IT HAS BEEN CONFIG-
URED TO OPERATE IN THE DS3 MODE
RxOHFrame
RxOHEnable
RxOH
RxOHClk
RxOHInd
RxSer
RxNib[3:0]
RxClk
RxFrame
Receive Overhead
Input
Interface Block
Receive Payload
Data Input
Interface Block
Receive DS3/E3
Framer Block
Receive LIU
Interface
Block
RxPOS
RxNEG
RxLineClk
From Microprocessor
Interface Block
RRxxDDSS33HHDDLLCC
CConontrtorlollelre/rB/Buufffefrer
Each of these functional blocks will be discussed in
detail in this document.
4.3.1 The Receive DS3 LIU Interface Block
The purpose of the Receive DS3 LIU Interface block
is two-fold:
1. To receive encoded digital data from the DS3 LIU
IC.
2. To decode this data, convert it into a binary data
stream and to route this data to the Receive DS3
Framer block.
201
|
▷ |