English
Language : 

CN8330 Datasheet, PDF (74/101 Pages) Conexant Systems, Inc – DS3/E3 Framer with 52 Mbps HDLC Controller
Table 3-2. Status Registers (2 of 2)
ADDR
Register
Label
Read
Write
0x21
SR08
R
0x22
SR09
R
0x23
SR10
R
0x24
SR11
R
0x25
SR12
R
0x26
SR13
R
Bit Number
7
6
5
4
3
2
1
0
ParDgrCtr[3] ParDgrCtr[2] ParDgrCtr[1] ParDgrCtr[0]
FerrCtr[7]
FerrCtr[6]
FerrCtr[5]
FerrCtr[4]
XDgrCtr[3]
FerrCtr[3]
XDgrCtr[2]
FerrCtr[2]
XDgrCtr[1]
FerrCtr[1]
XDgrCtr[0]
FerrCtr[0]
DS3PthCtr[7] DS3PthCtr[6] DS3PthCtr[5] DS3PthCtr[4] DS3PthCtr[3] DS3PthCtr[2] DS3PthCtr[1] DS3PthCtr[0]
DS3FEBE[7]
LCVCtr[7]
LCVCtr[15]
DS3FEBE[6]
LCVCtr[6]
LCVCtr[14]
DS3FEBE[5]
LCVCtr[5]
LCVCtr[13]
DS3FEBE[4]
LCVCtr[4]
LCVCtr[12]
DS3FEBE[3]
LCVCtr[3]
LCVCtr[11]
DS3FEBE[2]
LCVCtr[2]
LCVCtr[10]
DS3FEBE[1]
LCVCtr[1]
LCVCtr[9]
DS3FEBE[0]
LCVCtr[0]
LCVCtr[8]
Table 3-3. Transmit Terminal Data Link Message Buffer
ADDR
0x30–0x37
Register
Label
TxTdl
Read
Write
R/W
7
TxTDL[7]
Table 3-4. Receive Terminal Data Link Message Buffer
ADDR
0x40–0x47
Register
Label
RxTdl
Read
Write
R/W
7
RxTDL[7]
6
TxTDL[6]
6
RxTDL[6]
5
TxTDL[5]
5
RxTDL[5]
Bit Number
4
3
TxTDL[4]
TxTDL[3]
Bit Number
4
3
RxTDL[4]
RxTDL[3]
2
TxTDL[2]
2
RxTDL[2]
1
TxTDL[1]
1
RxTDL[1]
0
TxTDL[0]
0
RxTDL[0]