English
Language : 

CMX983 Datasheet, PDF (71/93 Pages) CML Microcircuits – Programmable Channel Filter
Analogue Front End (AFE) for Digital Radio
CMX983
AUXCMP_STAT - $7B: 8-bit Read
Reset value = $00
Bit:
7
6
5
4
3
2
1
0
Cmp Cmp Cmp Cmp Cmp
0
0
0 thresh thresh thresh thresh thresh
flag 4 flag 3 flag 2 flag 1 flag 0
AUXCMP_STAT Register b7-5: Reserved, set to 0
AUXCMP_STAT Register b4-0: Comparator threshold flag 4..0
Each comparator threshold flag gets set to 1 if the associated comparator is enabled and the
corresponding input pin voltage is greater than the programmed threshold voltage (or less than, if the
comparator output is inverted). The threshold flags in AUXCMP_STAT are sticky: once they are set to
1 they remain in that state until a C-BUS read of AUXCMP_STAT is performed, after which they are
automatically cleared to 0. When AUXCMP_STAT is read, if the comparator input is still greater than
the programmed threshold voltage then the flag will stay high. Disabling a comparator channel does
not automatically clear the associated flag bit.
The five threshold flags in the AUXCMP_STAT register are gated with the enable bits in the
AUXCMP_STAT_EN register and are then ORed together. The resulting analogue comparator status
bit is passed to the CMX983 STATUS register (section 6.4), as shown in Figure 27. This can be used
to generate an interrupt signal.
[Comparator / latch
channel 0 shown]
4
From channels 1...4
3
2
1
+
-
set Q
rst
AUXCMP_CON0
bit 7 (Enab cmp)
AUXCMP_CON0
bit 6 (Invert cmp)
CLK
AUXCMP_STAT
bit 0
Read
AUXCMP_STAT
AUXCMP_ST_EN
bit 0 (Enab stat 0)
Figure 27 Comparator and Threshold Status Flag
Analogue
comparator
status
AUXCMP_ST_EN - $7C: 8-bit Write
Reset value = $00
Bit:
7
6
5
4
3
2
1
0
0
0
0
Enab Enab Enab Enab Enab
stat 4 stat 3 stat 2 stat 1 stat 0
AUXCMP_ST_EN Register b7-5: Reserved, set to 0
AUXCMP_ST_EN Register b4-0: Enable status 4..0
Setting any of the enable status bits to 1 allows the associated comparator threshold flag in the
AUXCMP_STAT register to drive the analogue comparator status bit to 1.
 2015 CML Microsystems Plc
71
D/983/6