English
Language : 

M16C1N Datasheet, PDF (156/238 Pages) Renesas Technology Corp – RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/10 SERIES
M16C/1N Group
16.5 Operational Modes
The CAN module has the following three operational modes.
• CAN Reset/Initialization Mode
• CAN Sleep Mode
• CAN Operation Mode
Figure 16.16 shows transition between operational modes.
16. CAN Module
MCU Reset
CAN
Reset/initialization
mode
(State_Reset = 1)
Sleep = 0
and
Reset = 1
Sleep = 1
and
Reset = 0
CAN Sleep mode
Reset = 0
Reset = 1
CAN
Operation mode
(State_Reset = 0)
TEC > 255
When 11 consecutive
recessive bits are monitored
128 times on the bus or
RetBusOff = 1
Reset = 1
Bus off state
(State_Bus off = 1)
Reset, Sleep, RetBusOff : C0CTLR register’s bits
State_Reset, State_BusOFF : C0STR register’s bits
Figure 16.16 Transition Between Operational Modes
16.5.1 CAN Reset/Initialization Mode
CAN reset/initialization mode is activated upon MCU reset or by setting the Reset bit of the C0CTLR
register. When setting the Reset bit to "1", check that the State_Reset bit of C0STR register is set to
"1". Entering CAN reset/initialization mode, the module initiates the following functions:
• Suspend all communication functions. When the CAN reset/initialization mode is activated during
an ongoing transmission in operation mode, the module suspends the mode transition until
completion of the transmission (successful, arbitration loss, or error detection) and then sets the
State_Reset bit.
• The C0IDR, C0MCTLi (i = 0 to 15), C0ICR, C0STR, C0RECR and C0TECR registers are initial-
ized. All these registers are locked to prevent CPU modification.
• The C0CTLR, C0CONR, C0GMR, C0LMAR and C0LMBR registers and the CAN0 message box
retain their contents and are available for CPU access.
Rev.1.00 Oct 20, 2004 page 144 of 222
REJ09B0007-0100Z