MC68HC05L28 Datasheet, PDF (20/156 Pages) Motorola, Inc – Flexible general-purpose microcomputer

1
• LCD subsystem with 18 frontplanes and 4 backplanes
• 16-bit programmable timer with 2 input capture and 2 output compare functions
• 15-stage, multifunctional core timer, with overflow, real-time interrupt and computer operating
properly (COP) watchdog timer (software selectable)
• 3 interrupt request pins with edge or edge-and-level sensitive triggering (software selectable)
• 2-channel, 8-bit analog-to-digital converter
• 16 dedicated I/O lines 6 I/O lines shared with the 16-bit programmable timer and the
multi-master I²C-bus interface
• Power saving STOP and WAIT modes
• Available in 56-pin SDIP package
OSC1
OSC2
RESET
IRQ0
IRQ1
IRQ2
VDD
VSS
256 x 8 RAM
8176 x 8 user ROM
or
8128 x 8 user EPROM
Oscillator
Core timer
COP system
M68HC05 CPU
240 x 8
bootstrap ROM
240 x 8
EEPROM
I²C
SCL0
SDA0
TCMP2
16-bit TCAP2
timer TCMP1
TCAP1
8-bit, 2-channel
A/D converter
18 x 4 LCD subsystem
PA7
PA6
PA5
PA4
PA3
PA2
PA1
PA0
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
PD5
PD4
PD3
PD2
PD1
PD0
AD1
AD0
VREFL
VREFH
BP0
BP1
BP2
BP3
Figure 1-1 MC68HC05L28/MC68HC705L28 block diagram
MOTOROLA
1-2
INTRODUCTION
TPG
MC68HC05L28