MC68HC05L28 Datasheet, PDF (145/156 Pages) Motorola, Inc – Flexible general-purpose microcomputer

INDEX
In this index numeric entries are placed first; page references in italics indicate that the reference
is to a figure.
56-pin SDIP mechanical dimensions 13-2
, 56-pin SDIP package 13-1 A-6
A
A – accumulator 11-1
A/D converter
block diagram 9-2
pins 2-9
ACH, ACL — alternate counter registers 6-3
AD0 – AD1 2-9
ADDATA — A/D result data register 9-5
– addressing modes 11-11 11-13
ADIN — A/D input register 9-5
ADON bit in ADSTAT 9-3
ADR7 – ADR1 bits in MADR 8-6
ADRC bit in ADSTAT 9-3
ADSTAT — A/D status/control register
ADON – A/D converter ON 9-3
ADRC – RC oscillator control 9-3
CH3 – CH0 – A/D channel bits 9-4
COCO – conversion complete flag 9-3
ADx analog input 9-6
alternate counter registers 6-3
B
bit set/clear addressing mode 11-13
bit test and branch addressing mode 11-13
block diagrams
A/D converter 9-2
core timer 5-1
LCD 7-1
MC68HC05L28 1-2
MC68HC705L28 1-2
programmable timer 6-2
BP0 – BP3 2-9
C
C-bit in CCR 11-3
CCR – condition code register 11-2
CH3 – CH0 bits in ADSTAT 9-4
clocks
crystal 2-8
external clock 2-8
OSC1, OSC2 2-7
oscillator connections 2-7
CO1E bit in TCR1 6-5
CO2E bit in TCR2 6-6
COCO bit in ADSTAT 9-3
COND — port D control register 4-4
COP watchdog 10-2
reset times 5-3
COPON bit in OPT 1-3
core timer
block diagram 5-1
during STOP mode 5-5
during WAIT mode 5-5
interrupts 10-7
counter 6-3
registers 6-3
CPEN bit in EEPROG 3-3
CPU
A – accumulator 11-1
– addressing modes 11-11 11-13
CCR – condition code register 11-2
– instruction set 11-3 11-10
PC – program counter 11-2
programming model 11-1
SP – stack pointer 11-2
stacking order 11-2
X – index register 11-2
crystal 2-8
CTCR — core timer counter register 5-5
CTCSR — core timer control/status register
CTOF – core timer overflow 5-3
CTOFE – core timer overflow enable 5-4
RT1, RT0 – real time interrupt rate select 5-4
RTIE – real time interrupt enable 5-4
RTIF – real time interrupt flag 5-4
MC68HC05L28
INDEX
TPG
MOTOROLA
v