LAN91C111 Datasheet, PDF (75/125 Pages) SMSC Corporation – 10/100 Non-PCI Ethernet Single Chip MAC + PHY

LAN91C111
MINT:
MLNKFAIL:
MLOSSSYN:
MCWRD:
MSSD:
MESD:
MRPOL:
MJAB:
MSPDDT:
MDPLDT:
Reserved:
Interrupt Mask Interrupt Detect
1 = Mask Interrupt For INT In
Register 18
0 = No Mask
Interrupt Mask Link Fail Detect
1 = Mask Interrupt For LNKFAIL In
Register 18
0 = No Mask
Interrupt Mask Descrambler Loss
1 = Mask Interrupt For LOSSSYNC
In Register 18
of Synchronization Detect
0 = No Mask
Interrupt Mask Codeword Error
1 = Mask Interrupt For CWRD In
Register 18
0 = No Mask
Interrupt Mask Start Of Stream Error 1 = Mask Interrupt For SSD In
Register 18
0 = No Mask
Interrupt Mask End Of Stream Error 1 = Mask Interrupt For ESD In
Register 18
0 = No Mask
Interrupt Mask Reverse Polarity
Detect
1 = Mask Interrupt For RPOL In
Register 18
0 = No Mask
Interrupt Mask Jabber Detect
1 = Mask Interrupt For JAB In
Register 18
0 = No Mask
Interrupt Mask 100/10 Speed Detect 1 = Mask Interrupt For SPDDET In
Register 18
0 = No Mask
Interrupt Mask Duplex Detect
1 = Mask Interrupt For DPLXDET In
Register 18
0 = No Mask
Reserved
Reserved for Factory Use
9.10 Register 20. Reserved - Structure and Bit Definition
Reserved
RW
0
Reserved
RW
0
Reserved
RW
0
Reserved
RW
0
Reserved
RW
0
Reserved
RW
0
Reserved
RW
0
Reserved
RW
0
Reserved
RW
1
Reserved
RW
0
Reserved
RW
1
Reserved: Reserved for Factory Use.
Reserved
RW
0
Reserved
RW
0
Reserved
RW
0
Reserved
RW
0
Reserved
RW
0
DS00002276A-page 76
 2011-2016 Microchip Technology Inc.