LAN91C111 Datasheet, PDF (7/125 Pages) SMSC Corporation – 10/100 Non-PCI Ethernet Single Chip MAC + PHY

LAN91C111
3.0 BLOCK DIAGRAMS
The diagram shown in Figure 3-1, "Basic Functional Block Diagram", describes the device basic functional blocks. The
Microchip LAN91C111 is a single chip solution for embedded designs with minimal Host and external supporting devices
required to implement 10/100 Ethernet connectivity solutions.
The optional Serial EEPROM is used to store information relating to default IO offset parameters as well as which of the
Interrupt line are used by the host.
FIGURE 3-1:
BASIC FUNCTIONAL BLOCK DIAGRAM
LAN91C111
ISA,Embedded
Processor
Ethernet
MAC
Internal IEEE 802.3 MII (Media
Independent Interface)
PHY
Core
Transformer
RJ45
TX/RX Buffer (8K)
Serial
EEProm
(Optional)
Minimal LAN91C111
Configuration
 2011-2016 Microchip Technology Inc.
DS00002276A-page 7