LAN91C111 Datasheet, PDF (103/125 Pages) SMSC Corporation – 10/100 Non-PCI Ethernet Single Chip MAC + PHY

LAN91C111
FIGURE 14-3:
ASYNCHRONOUS CYCLE - NADS=0
0ns
nDATACS
Read Data
nRD,nWR
Write Data
50ns
t1A
100ns
150ns
Asynchronous Cycle - nADS=0
t2
200ns
t3A
t6A
t4
valid
t5
t5A
D0~D31 valid
250n
Parameter
MIN TYP MAX Units
t1A
nDATACS Setup to nRD, nWR Active
2
t2
nDATACS Hold After nRD, nWR Inactive (Assuming nADS Tied 5
Low)
t3A
nRD Low to Valid Data
t4
nRD High to Data Invalid
2
t5
Data Setup to nWR Inactive
10
t5A
Data Hold After nWR Inactive
5
t6A
nRD Strobe Width
30
ns
ns
30
ns
15
ns
ns
ns
ns
DS00002276A-page 104
 2011-2016 Microchip Technology Inc.