LAN91C111 Datasheet, PDF (69/125 Pages) SMSC Corporation – 10/100 Non-PCI Ethernet Single Chip MAC + PHY

LAN91C111
9.1.8 DPLX - DUPLEX MODE
When Auto-Negotiation is disabled this bit can be used to manually select the link duplex state. Writing a ‘1’ to this bit
selects full duplex while a ‘0’ selects half duplex.
When Auto-Negotiation is enabled reading or writing this bit has no effect.
9.1.9 COLTST - COLLISION TEST
Setting a ‘1’ allows for testing of the MII COL signal. ‘0’ allows normal operation.
Reserved: Reserved, Must be 0 for Proper Operation
9.2 Register 1. Status Register
CAP_T4
R
0
CAP_TXF
R
1
CAP_TXH
R
1
CAP_TF
R
1
CAP_TH
R
1
Reserved
R
0
Reserved.
R
0
Reserved
R
0
Reserved
R
0
CAP_SUPR
R
0
ANEG_ACK
R
0
REM_FLT
R, LH
0
CAP_ANEG
R
1
LINK
R, LL
0
JAB
R, LH
0
EXREG
R
1
9.2.1 CAP_T4 - 100BASE-T4 CAPABLE
‘1’ Indicates 100Base-T4 capable PHY, ‘0’ not capable.
9.2.2 CAP_TXF - 100BASE-TX FULL DUPLEX CAPABLE
‘1’ Indicates 100Base-X full duplex capable PHY, ‘0’ not capable.
9.2.3 CAP_TXH - 100BASE-TX HALF DUPLEX CAPABLE
‘1’ Indicates 100Base-X alf duplex capable PHY, ‘0’ not capable.
9.2.4 CAP_TF - 10BASE-T FULL DUPLEX CAPABLE
‘1’ Indicates 10Mbps full duplex capable PHY, ‘0’ not capable.
9.2.5 CAP_TH - 10BASE-T HALF DUPLEX CAPABLE
‘1’ Indicates 10Mbps half duplex capable PHY, ‘0’ not capable.
Reserved: Reserved, Must be 0 for Proper Operation.
9.2.6 CAP_SUPR - MI PREAMBLE SUPPRESSION CAPABLE
‘1’ indicates the PHY is able to receive management frames even if not preceded by a preamble. ‘0’ when it is not able.
9.2.7 ANEG_ACK - AUTO-NEGOTIATION ACKNOWLEDGMENT
When read as ‘1’ indicate ANEG has been completed and that contents in registers 4,5,6 and 7 are valid. ‘0’ means
ANEG has not completed and contents in registers 4,5,6 and 7 are meaningless. The PHY returns zero if ANEG is dis-
abled.
9.2.8 REM_FLT- REMOTE FAULT DETECT
‘1’ indicates a Remote Fault. Latches the ‘1’ condition and is cleared by reading this register or resetting the PHY.
DS00002276A-page 70
 2011-2016 Microchip Technology Inc.