ISL78226 Datasheet, PDF (68/94 Pages) Intersil Corporation – Cycle-by-cycle peak current limiting

ISL78226
INDIVIDUAL PHASE REMOVAL CONTROL REGISTER (0XBC)
Definition: Individual phase removal control register
Data Length in Bytes: 1
Data Format: Bit Field
Typical: R/W
Protectable: Yes
Default Value: 00h
Units: N/A
REGISTER NAME
Format
Bit Position
Access
Function
Default Value
7
R/W
V6/V12 UV/OV
Detection
Enable/Disable
Control Bit
0
INDIVIDUAL PHASE REMOVAL CONTROL REGISTER (0XBC)
Bit Field
6
5
4
3
2
1
R/W
R/W
R/W
R/W
R/W
R/W
Reserved
Disable
Phase 6
Disable
Phase 5
Disable
Phase 4
Disable
Phase 3
Disable
Phase 2
0
0
0
0
0
0
Phase-1 PWM Operation Enable/Disable Control Bit (0xBC: Bit 0)
Disable (remove) Phase-1 PWM operation when desired.
BIT0
0
Enable PWM operation of Phase-1 (default)
1
Disable (remove) Phase-1
DESCRIPTION
0
R/W
Disable
Phase 1
0
Phase-2 PWM Operation Enable/Disable Control Bit (0xBC: Bit 1)
Disable (remove) Phase-2PWM operation when desired.
BIT1
DESCRIPTION
0
Enable PWM operation of Phase-2 (default)
1
Disable (remove) Phase-2
Phase-3 PWM Operation Enable/Disable Control Bit (0xBC: Bit 2)
Disable (remove) Phase-3 PWM operation when desired.
BIT1
DESCRIPTION
0
Enable PWM operation of Phase-3 (default)
1
Disable (remove) Phase-3
Phase-4 PWM Operation Enable/Disable Control Bit (0xBC: Bit 3)
Disable (remove) Phase-4 PWM operation when desired.
BIT1
DESCRIPTION
0
Enable PWM operation of Phase-4 (default)
1
Disable (remove) Phase-4
Phase-5 PWM Operation Enable/Disable Control Bit (0xBC: Bit 4)
Disable (remove) Phase-5 PWM operation when desired.
BIT1
0
Enable PWM operation of Phase-5 (default)
1
Disable (remove) Phase-5
DESCRIPTION
Submit Document Feedback ₆₈
FN8887.0
November 7, 2016