English
Language : 

HY5FS123235AFCP Datasheet, PDF (29/74 Pages) Hynix Semiconductor – 512M (16Mx32) GDDR4 SDRAM
HY5FS123235AFCP
A u to -R e fre sh
CK#
CK
CKE# LOW
Self-R efresh
CK#
CK
CKE# HIGH
CS#
CS#
RAS#
RAS#
CAS#
CAS#
W E#
W E#
A9-A12
A 0 ,A 2 ,A 3 ,A 7
A9-A12
A 0 ,A 2 ,A 3 ,A 7
A8
A8
B A 0 -B A 2
A 1 ,A 5 ,A 6
BA0-BA2
A 1 ,A 5 ,A 6
Figure 20: AUTO REFRESH command Figure 21: SELF REFRESH command
SELF REFRESH
The SELF REFRESH command (see Figure 21) can be used to retain data in the GDDR4 SDRAM, even if the rest of the
system is powered down. When in the self refresh mode, the GDDR4 SDRAM retains data without external clocking.
The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE# is disabled(HIGH). The DLL
is automatically disabled upon entering SELF REFRESH and is automatically enabled and reset upon exiting SELF
REFRESH. The on-die termination is also disabled upon entering Self Refresh except for CKE# and enabled upon
exiting Self Refresh. (tXSRD must occur before a read command can be issued, tXSNRmust occur before a non-read
command can be issued.) Input signals except CKE# are Dont Care during SELF REFRESH.
The procedure for exiting self refresh (see Figure 22) requires a sequence of commands. First, CK and CK# must be
stable prior to CKE# going back LOW. Once CKE# is LOW, the GDDR4 SDRAM must have NOP commands issued for
tXSNR because time is required for the completion of any internal refresh in progress.
A simple algorithm for meeting both refresh and DLL requirements and output calibration is to apply NOPs for tXSRD
cycles before applying any other command to allow the DLL to lock and the output drivers to recalibrate.
If the GDDR4 device enters SELF REFRESH with the DLL disabled the GDDR4 device will exit SELF REFRESH with the
DLL disabled.
Rev. 1.2 /June. 2008
29