|
MC908KX2MDWE Datasheet, PDF (148/210 Pages) Freescale Semiconductor, Inc – High-performance M68HC08 architecture, Fully upward-compatible object code with M6805, M146805, and M68HC05 Families | |||
|
◁ |
System Integration Module (SIM)
13.7 SIM Registers
The SIM has four memory mapped registers described here.
1. SIM reset status register (SRSR)
2. Interrupt status register 1 (INT1)
3. Interrupt status register 2 (INT2)
4. Interrupt status register 2 (INT3)
13.7.1 SIM Reset Status Register
This register contains five bits that show the source of the last reset. The status register will clear
automatically after reading it. A power-on reset sets the POR bit and clears all other bits in the register.
Address: $FE01
Bit 7
6
5
4
3
2
1
Bit 0
Read: POR
0
COP
ILOP
ILAD MENRST LVI
0
Write:
POR: 1
0
0
0
0
0
0
0
= Unimplemented
Figure 13-16. SIM Reset Status Register (SRSR)
POR â Power-On Reset Bit
1 = Last reset caused by POR circuit
0 = Read of SRSR
COP â Computer Operating Properly Reset Bit
1 = Last reset caused by COP counter
0 = POR or read of SRSR
ILOP â Illegal Opcode Reset Bit
1 = Last reset caused by an illegal opcode
0 = POR or read of SRSR
ILAD â Illegal Address Reset Bit (opcode fetches only)
1 = Last reset caused by an opcode fetch from an illegal address
0 = POR or read of SRSR
MENRST â Forced Monitor Mode Entry Reset Bit
1 = Last reset was caused by the MENRST circuit
0 = POR or read of SRSR
LVI â Low-Voltage Inhibit Reset Bit
1 = Last reset was caused by the LVI circuit
0 = POR or read of SRSR
MC68HC908KX8 ⢠MC68HC908KX2 ⢠MC68HC08KX8 Data Sheet, Rev. 2.1
148
Freescale Semiconductor
|
▷ |