MSP432P401R Datasheet, PDF (52/157 Pages) Texas Instruments – Mixed-Signal Microcontrollers

MSP432P401R, MSP432P401M
SLAS826B – MARCH 2015 – REVISED FEBRUARY 2016
www.ti.com
5.10.9 eUSCI
f_eUSCI
f_BITCLK
Table 5-45. eUSCI (UART Mode), Recommended Operating Conditions
PARAMETER
eUSCI input clock frequency
BITCLK clock frequency
(equals baud rate in MBaud)
TEST CONDITIONS
Internal: SMCLK
External: UCLK
Duty cycle = 50% ± 10%
VCORE
1.2 V
1.4 V
1.2 V
1.4 V
VCC MIN TYP
MAX UNIT
12
MHz
24
1
MHz
3
Table 5-46. eUSCI (UART Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
UCGLITx = 0
V_CC
MIN TYP MAX UNIT
10
40
t_t
UART receive deglitch time⁽¹⁾
UCGLITx = 1
UCGLITx = 2
25
90
ns
45
140
UCGLITx = 3
60
190
(1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch
time can limit the max. useable baud rate. To ensure that pulses are correctly recognized, their duration should exceed the maximum
specification of the deglitch time.
f_eUSCI
Table 5-47. eUSCI (SPI Master Mode), Recommended Operating Conditions
PARAMETER
eUSCI input clock frequency
CONDITIONS
SMCLK
Duty cycle = 50% ± 10%
VCORE = 1.2 V
VCORE = 1.4 V
V_CC
MIN TYP
MAX UNIT
12
MHz
24
Table 5-48. eUSCI (SPI Master Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾
PARAMETER
TEST CONDITIONS
V_CORE
V_CC
MIN TYP MAX UNIT
t_STE,LEAD STE lead time, STE active to clock
t_STE,LAG
STE lag time, Last clock to STE
inactive
UCSTEM = 1,
UCMODEx = 01 or 10
UCSTEM = 1,
UCMODEx = 01 or 10
1
UCxCLK
cycles
1
t_STE,ACC
STE access time, STE active to
SIMO data out
UCSTEM = 0,
UCMODEx = 01 or 10
1.2 V
1.4 V
1.62 V
3.7 V
90
ns
50
t_STE,DIS
STE disable time, STE inactive to
SIMO high impedance
UCSTEM = 0,
UCMODEx = 01 or 10
1.2 V
1.4 V
1.62 V
3.7 V
35
ns
10
t_SU,MI
SOMI input data setup time
1.2 V
1.62 V
50
ns
1.4 V
3.7 V
25
t_HD,MI
SOMI input data hold time
1.2 V
1.62 V
0
ns
1.4 V
3.7 V
0
t_VALID,MO SIMO output data valid time⁽²⁾
UCLK edge to SIMO valid,
C_L = 20 pF
1.2 V
1.4 V
1.62 V
3.7 V
5
ns
1
t_HD,MO
SIMO output data hold time⁽³⁾
C_L = 20 pF
1.2 V
1.62 V
0
1.4 V
3.7 V
0
ns
(1) f_UCxCLK = 1/2t_LO/HI with tL_O/HI = max(t_{VALID,MO(eUSCI)} + t_SU,SI(Slave), t_SU,MI(eUSCI) + t_{VALID,SO(Slave)}).
For the slave parameters t_SU,SI(Slave) and t_{VALID,SO(Slave)} refer to the SPI parameters of the attached slave.
(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. Refer to the timing
diagrams in Figure 5-3 and Figure 5-4.
(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data
on the SIMO output can become invalid before the output changing clock edge observed on UCLK. Refer to the timing diagrams in
Figure 5-3 and Figure 5-4.
52
Specifications
Copyright © 2015–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP432P401R MSP432P401M