MSP432P401R Datasheet, PDF (42/157 Pages) Texas Instruments – Mixed-Signal Microcontrollers

MSP432P401R, MSP432P401M
SLAS826B – MARCH 2015 – REVISED FEBRUARY 2016
www.ti.com
5.10.5 Digital I/Os
Table 5-33. Digital Inputs (Applies to Both Normal and High-Drive I/Os)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
V_IT+
Positive-going input threshold voltage
TEST CONDITIONS
V_CC
2.2 V
3V
MIN TYP MAX UNIT
0.99
1.65
V
1.35
2.25
V_IT–
Negative-going input threshold voltage
2.2 V
0.55
3V
0.75
1.21
V
1.65
V_hys
Input voltage hysteresis (V_IT+ – V_IT–)
2.2 V
0.32
3V
0.4
0.84
V
1.0
R_Pull
C_I,dig
C_I,ana
Pullup or pulldown resistor
Input capacitance, digital only port pins
Input capacitance, port pins shared with
analog functions
For pullup: V_IN = V_SS
For pulldown: V_IN = V_CC
V_IN = V_SS or V_CC
V_IN = V_SS or V_CC
20
35
50 kΩ
3
pF
5
pF
I_lkg,ndio
Normal I/O high-impedance input leakage
current (refer also to and )
(1) (2)
2.2 V, 3 V –20
+20 nA
I_lkg,hdio
High-drive I/O high-impedance input leakage
current (refer also to and )
(1) (2)
2.2 V, 3 V –20
+20 nA
Ports with interrupt capability and
without glitch filter
2.2 V, 3 V
20
ns
Ports with interrupt capability and
t_int
External interrupt timing (external trigger
pulse duration to set interrupt flag)⁽³⁾
with glitch filter but glitch filter
disabled (GLTFLT_EN = 0)
2.2 V, 3 V
20
ns
Ports with interrupt capability and
with glitch filter, Glitch filter enabled 2.2 V, 3 V
2
µs
(GLTFTL_EN = 1)
t_RST
External reset pulse duration on RSTn pin⁽⁴⁾
2.2 V, 3 V
2
µs
(1) The input leakage current is measured with V_SS or V_CC applied to the corresponding pins, unless otherwise noted.
(2) The input leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is
disabled.
(3) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t_int is met. It may be set by trigger signals
shorter than t_int.
(4) Not applicable if RSTn/NMI pin configured as NMI.
42
Specifications
Copyright © 2015–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP432P401R MSP432P401M