MSP432P401R Datasheet, PDF (137/157 Pages) Texas Instruments – Mixed-Signal Microcontrollers

www.ti.com
MSP432P401R, MSP432P401M
SLAS826B – MARCH 2015 – REVISED FEBRUARY 2016
6.10.22 Port PJ, PJ.4 and PJ.5 Input/Output With Schmitt Trigger
Table 6-53. Port PJ (PJ.4 to PJ.5) Pin Functions
PIN NAME (P7.x) x
FUNCTION
PJ.4/TDI/ADC14CLK 4 PJ.4 (I/O)
(2)_,
TDI
DVcc
ADC12CLK
PJ.5/TDO/SWO ⁽⁴⁾,
(5)
DVcc
5 PJ.5 (I/O)
TDO
SWO
Hi-Z
CONTROL BITS OR SIGNALS⁽¹⁾
PJDIR.x PJSEL1.x PJSEL0.x PJMAPx
I: 0; O: 1
0
0
X
X
0
1
default ⁽³⁾
1
1
X
1
I: 0; O: 1
0
X
0
0
X
1
X
0
X
1
default ⁽³⁾
X
1
X
X
SWJ MODE OF
OPERATION ⁽¹⁾
X
JTAG (4 wire)
SWD (2 wire)
X
X
X
JTAG (4 wire)
SWD (2 wire)
X
(1) X indicates that the value of the control signal or mode of operation has no effect on the functionality.
(2) This pin is internally pulled up if PJSEL0 is 1.
(3) The 'default' value in the table indicates the functionality that is selected whenever a Hard Reset (or higher class reset) occurs.
(4) This pin is has NO internal pull feature. If used in User IO mode or left unused, it must be pulled to GND through an external pulldown
resistor.
(5) After any Hard Reset (or higher class reset), this pin returns to TDO functionality with the SWJ in JTAG (4 wire) mode of operation. If
used as a User IO, it reflects the value of the external pullup until the PJSELx bits are reconfigured to the value 00.
Copyright © 2015–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP432P401R MSP432P401M
Detailed Description 137