 English |
|
|
|
|
|
|
|
| HYB18T512400AF Datasheet, PDF (44/117 Pages) Infineon Technologies AG – 512-Mbit DDR2 SDRAM | |||
| |||
| ◁ |
HYB18T512[40/80/16]0AFâ[3/3S/3.7/5]
512-Mbit DDR2 SDRAM
Functional Description
Mode exit
As long as the timing parameter tAXPD.MIN is satisfied
when ODT is turned on or off after exiting these power-
down modes, synchronous timing parameters can be
applied. If tAXPD.MIN is not satisfied, asynchronous timing
parameters apply.
CK,
CK
CKE
T0
T1
t IS
T5
T6
T7
T8
T9
T10
tAXPD
ODT turn-off, tAXPD >= tAXPDmin:
Synchronous
timings apply
ODT
ODT turn-off, tAXPD < tAXPDmin:
Asynchronous
timings apply
ODT
ODT turn-on, tAXPD >= tAXPDmin:
Synchronous
timings apply
ODT
ODT turn-on, tAXPD < tAXPDmin:
Asynchronous
timings apply
ODT
Figure 16 ODT Mode Exit Timing Diagram
t IS
Rtt
t IS
tAOFD
Rtt
tAOFPDmax
t IS
Rtt
t IS
tAOND
tAONPDmax
Rtt
ODT04
Data Sheet
44
Rev. 1.3, 2005-01
09112003-SDM9-IQ3P
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese