|
MC68HC908GP32_08 Datasheet, PDF (66/266 Pages) Freescale Semiconductor, Inc – M68HC08 Microcontrollers | |||
|
◁ |
Clock Generator Module (CGM)
When the tolerance on the bus frequency is tight, choose fRCLK to an integer divisor of fBUSDES,
and R = 1. If fRCLK cannot meet this requirement, use the following equation to solve for R with
practical choices of fRCLK, and choose the fRCLK that gives the lowest R.
R
=
round
RM
A
X
Ã
â§â
â¨â
â©â
f--V----fC--R--L--C-K--L-D--K--E----S- â ââ
â
i
nte
ge
â
râ
â
f--V----fC--R--L--C-K--L-D--K--E----S- â ââ
â«
â¬
â
4. Select a VCO frequency multiplier, N.
N
=
r
ou
â
ndâ
â
R------Ã-----ff--VR----CC---L-L--K-K---D----E---S--â ââ
Reduce N/R to the lowest possible R.
5. If N is < Nmax, use P = 0. If N > Nmax, choose P using this table:
Current N Value
P
0 < N ⤠Nmax
0
Nmax < N ⤠Nmax à 2
1
Nmax à 2 < N ⤠Nmax à 4
2
Nmax à 4 < N ⤠Nmax à 8
3
Then recalculate N:
N
=
r
oun
â
dâ
â
-R---f--ÃR----C-f--V-L---CK---L---ÃK----D2----EP---S--â ââ
6. Calculate and verify the adequacy of the VCO and bus frequencies fVCLK and fBUS.
fVCLK = (2P Ã N â R) Ã fRCLK
fBUS = (fVCLK) â 4
7. Select the VCOâs power-of-two range multiplier E, according to this table:
Frequency Range
E
0 < fVCLK < 9,830,400
0
9,830,400 ⤠fVCLK < 19,660,800
1
19,660,800 ⤠fVCLK < 39,321,600
2
NOTE: Do not program E to a value of 3.
8. Select a VCO linear range multiplier, L, where fNOM = 38.4 kHz
L
=
ro
u
nd
â
â
â
2----E--f--V-Ã---C--f-NL----KO----M---â ââ
MC68HC908GP32 Data Sheet, Rev. 10
66
Freescale Semiconductor
|
▷ |