English
Language : 

MC68HC908GP32_08 Datasheet, PDF (226/266 Pages) Freescale Semiconductor, Inc – M68HC08 Microcontrollers
Development Support
event, the CGMOUT frequency is equal to the CGMXCLK frequency, and the OSC1 input directly
generates internal bus clocks. In this case, the OSC1 signal must have a 50% duty cycle at maximum bus
frequency.
If monitor mode was entered with VTST on IRQ, then the COP is disabled as long as VTST is applied to
either IRQ or RST.
This condition states that as long as VTST is maintained on the IRQ pin after entering monitor mode, or if
VTST is applied to RST after the initial reset to get into monitor mode (when VTST was applied to IRQ),
then the COP will be disabled. In the latter situation, after VTST is applied to the RST pin, VTST can be
removed from the IRQ pin in the interest of freeing the IRQ for normal functionality in monitor mode.
18.3.1.2 Forced Monitor Mode
If entering monitor mode without high voltage on IRQ (where applied voltage is either VDD or VSS), then
all port C pin requirements and conditions, including the PTC3 frequency divisor selection, are not in
effect. This is to reduce circuit requirements when performing in-circuit programming.
If IRQ = VDD on monitor mode entry, an external oscillator of 9.8304 MHz is required for a 9600 baud rate.
If IRQ = VSS on monitor mode entry, the monitor firmware initializes a 9600 baud rate using a 32.768 kHz
crystal.
When forced monitor mode is entered, the COP is always disabled regardless of the state of IRQ or RST.
NOTE
If the reset vector is blank and monitor mode is entered, the chip will see an
additional reset cycle after the initial POR reset. Once the part has been
programmed, the traditional method of applying a voltage, VTST, to IRQ
must be used to enter monitor mode.
18.3.1.3 Monitor Vectors
In monitor mode, the MCU uses different vectors for reset, SWI (software interrupt), and break interrupt
than those for user mode. The alternate vectors are in the $FE page instead of the $FF page and allow
code execution from the internal monitor firmware instead of user code.
NOTE
Exiting monitor mode after it has been initiated by having a blank reset
vector requires a power-on reset (POR). Pulling RST low will not exit
monitor mode in this situation.
Table 18-2 summarizes the differences between user mode and monitor mode.
Table 18-2. Mode Differences
Modes
User
Monitor
Reset
Vector High
$FFFE
$FEFE
Reset
Vector Low
$FFFF
$FEFF
Functions
Break
Break
Vector High Vector Low
$FFFC
$FFFD
$FEFC
$FEFD
SWI
Vector High
$FFFC
$FEFC
SWI
Vector Low
$FFFD
$FEFD
MC68HC908GP32 Data Sheet, Rev. 10
226
Freescale Semiconductor