English
Language : 

MC9S12E128CFUE Datasheet, PDF (62/606 Pages) Freescale Semiconductor, Inc – MC9S12E128 Data Sheet
Chapter 1 MC9S12E128 Device Overview (MC9S12E128DGV1)
1.3.2 Signal Properties Summary
Table 1-4. Signal Properties
Pin Name
Function 1
EXTAL
XTAL
XFC
RESET
BKGD
Pin Name
Function 2
—
—
—
—
MODC
Pin Name Power
Function 3 Domain
—
—
—
—
TAGHI
VDDPLL
VDDPLL
VDDPLL
VDDX
VDDX
TEST
PAD[15,13,
12,8,6,4,2,0]
PAD[14,11,
10,9,7,5,3,1]
PA[7:0]
PB[7:0]
PE7
PE6
VPP
AN[15,13,
12,8,6,4,2,0]
AN[14,11,
10,9,7,5,3,1]
ADDR[15:8]/
DATA[15:8]
ADDR[7:0]/
DATA[7:0]
NOACC
IPIPE1
—
KWAD[15,13,
12,8,6,4,2,0]
KWAD[14,11,
10,9,7,5,3,1]
—
—
XCLKS
MODB
NA
VDDX
VDDX
VDDX
VDDX
VDDX
VDDX
PE5
IPIPE0
MODA
VDDX
PE4
ECLK
—
VDDX
PE3
LSTRB
TAGLO
VDDX
PE2
PE1
PE0
PK[7]
PK[6]
PK[5:0]
PM7
R/W
IRQ
XIRQ
ECS
XCS
XADDR[19:14]
SCL
—
—
—
ROMCTL
—
—
—
VDDX
VDDX
VDDX
VDDX
VDDX
VDDX
VDDX
PM6
SDA
—
VDDX
PM5
TXD2
—
VDDX
PM4
RXD2
—
VDDX
PM3
—
—
VDDX
PM1
DAO1
—
VDDX
Internal Pull Resistor
CTRL
NA
NA
NA
None
Up
Reset State
NA
NA
NA
None
Up
NA
PERAD/
PPSAD
PERAD/
PPSAD
PUCR
NA
Disabled
Disabled
Disabled
PUCR
Disabled
Input
Input
While RESET is low:
Down
While RESET is low:
Down
PUCR
Mode Dep1
PUCR Mode Dep1
PUCR
PUCR
PUCR
PUCR
PUCR
PUCR
PERM/
PPSM
PERM/
PPSM
PERM/
PPSM
PERM/
PPSM
PERM/
PPSM
PERM/
PPSM
Mode Dep1
Up
Up
Up
Up
Up
Up
Up
Up
Up
Disabled
Disabled
Description
Oscillator pins
PLL loop filter pin
External reset pin
Background debug, mode pin, tag signal
high
Test pin only
Port AD I/O Pins, ATD inputs, keypad
Wake-up
Port AD I/O Pins, ATD inputs, keypad
Wake-up
Port A I/O pin, multiplexed
address/data
Port B I/O pin, multiplexed
address/data
Port E I/O pin, access, clock select
Port E I/O pin, pipe status, mode
selection
Port E I/O pin, pipe status, mode
selection
Port E I/O pin, bus clock output
Port E I/O pin, low strobe, tag signal
low
Port E I/O pin, R/W in expanded modes
Port E input, external interrupt pin
Port E input, non-maskable interrupt pin
Port K I/O Pin, Emulation Chip Select
Port K I/O Pin, External Chip Select
Port K I/O Pins, Extended Addresses
Port M I/O Pin, IIC SCL signal
Port M I/O Pin, IIC SDA signal
Port M I/O Pin, SCI2 transmit signal
Port M I/O Pin, SCI2 receive signal
Port M I/O Pin
Port M I/O Pin, DAC1 output
MC9S12E128 Data Sheet, Rev. 1.07
62
Freescale Semiconductor