 English |
|
|
|
|
|
|
|
| 39K30 Datasheet, PDF (33/86 Pages) Cypress Semiconductor – CPLDs at FPGA DensitiesTM | |||
| |||
| ◁ |
Switching Waveforms (continued)
Dual-Port Synchronous Address Match Busy Signal
CLOCK
ADDRESS A
Anâ1
An
ADDRESS B
Bnâ1
ADDRESS
MATCH
An
tCHMS
tCHMBDV
Delta39K⢠ISRâ¢
CPLD Family
tCHMS
Bn+1
tCHMBDV
Document #: 38-03039 Rev. *H
Page 33 of 86
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese