39K30 Datasheet, PDF (14/86 Pages) Cypress Semiconductor – CPLDs at FPGA DensitiesTM

Delta39K™ ISR™
CPLD Family
GCLK[3:0]
t_SCS
4
4
4
4
LB 0
LB 7
t_MCS
LB 1
LB 6
LB 2 ^PIM LB 5
Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
8 Kb
SRAM
8 Kb
SRAM
t_PD
GCLK[3:0]
4
4
4
4
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5
Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
LB 0
LB 7
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
t_SCS2
GCLK[3:0]
4
4
4
4
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
LB 0
LB 7
LB 1
LB 6
LB 2 ^PIM LB 5 ^Channel
RAM
LB 3
LB 4
Cluster Cluster
RAM
RAM
t_MCCO
Figure 10. Timing Model for 39K100 Device
IEEE 1149.1-compliant JTAG Operation
The Delta39K family has an IEEE 1149.1 JTAG interface for
both Boundary Scan and ISR operations.
Four dedicated pins are reserved on each device for use by
the Test Access Port (TAP).
Boundary Scan
The Delta39K family supports Bypass, Sample/Preload,
Extest, Intest, Idcode and Usercode boundary scan instruc-
tions. The JTAG interface is shown in Figure 11.
In-System Reprogramming (ISR)
In-System Reprogramming is the combination of the capability
to program or reprogram a device on-board, and the ability to
support design changes without changing the system timing
or device pinout. This combination means design changes
during debug or field upgrades do not cause board respins.
The Delta39K family implements ISR by providing a JTAG
compliant interface for on-board programming, robust routing
resources for pinout flexibility, and a simple timing model for
consistent system performance.
Configuration
Each device of the Delta39K family is available in a volatile and
a Self-Boot package. Cypress’s CPLD boot EEPROM is used
to store configuration data for the volatile solution and an
embedded on-chip FLASH memory device is used for the Self-
Boot solution.
For volatile Delta39K packages, programming is defined as
the loading of a user’s design into the external CPLD boot
EEPROM. For Self-Boot Delta39K packages, programming is
defined as the loading of a user’s design into the on-chip
FLASH internal to the Delta39K package. Configuration is
defined as the loading of a user’s design into the Delta39K die.
Document #: 38-03039 Rev. *H
Page 14 of 86