 English |
|
|
|
|
|
|
|
| 39K30 Datasheet, PDF (26/86 Pages) Cypress Semiconductor – CPLDs at FPGA DensitiesTM | |||
| |||
| ◁ |
Switching Waveforms (continued)
Asynchronous Reset/Preset
RESET/PRESET
INPUT
REGISTERED
OUTPUT
CLOCK
Output Enable/Disable
GLOBAL CONTROL
INPUT
OUTPUTS
tPRW
tPRO
Delta39K⢠ISRâ¢
CPLD Family
tPRR
tER
tEA
Document #: 38-03039 Rev. *H
Page 26 of 86
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese