SM320C6414-EP_16 Datasheet, PDF (61/93 Pages) Texas Instruments – FIXED-POINT DIGITAL SIGNAL PROCESSORS

www.ti.com
ECLKOUTx
CEx
ABE[7:0] or BBE[1:0]
AEA[22:3] or BEA[20:1]
AED[63:0] or BED[15:0]
ARE/SDCAS/SADS/SRE^¶
SM320C6414-EP, SM320C6415-EP, SM320C6416-EP
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SGUS043D – MAY 2003 – REVISED SEPTEMBER 2008
1
1
2
3
BE1
BE2
BE3
BE4
4
5
EA1
EA2
EA3
EA4
10
10
11
Q1
Q2
Q3
Q4
8
8
AOE/SDRAS/SOE^¶
12
12
AWE/SDWE/SWE^¶
A. These C64x devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an A and all EMIFB
signals are prefixed by a B. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix A or
B may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE,
SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for
EMIFB)].
B. The write latency and the length of CEx assertion are programmable via the SYNCWL and CEEXT fields,
respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCWL = 0 and CEEXT
= 0.
C. The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):
a. Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency.
b. Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
c. CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final
command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is
active (CEEXT = 1).
d. Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with
deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN =
1).
e. Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
D. ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE,
respectively, during programmable synchronous interface accesses.
Figure 5-14. Programmable Synchronous Interface Write Timing for EMIFA and EMIFB (With Write
Latency = 0) (See Notes A, B, C)
Submit Documentation Feedback
PARAMETER MEASUREMENT INFORMATION
61