English
Language : 

SM320C6414-EP_16 Datasheet, PDF (52/93 Pages) Texas Instruments – FIXED-POINT DIGITAL SIGNAL PROCESSORS
SM320C6414-EP, SM320C6415-EP, SM320C6416-EP
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SGUS043D – MAY 2003 – REVISED SEPTEMBER 2008
5 PARAMETER MEASUREMENT INFORMATION
www.ti.com
The load capacitance value stated is only for characterization and measurement of ac timing signals. This
load capacitance value does not indicate the maximum load the device is capable of driving.
2 pF
Output
Under
Test
Figure 5-1. AC Timing Reference Circuit for AC Timing Measurements
5.1 Signal Transition Levels
All input and output timing parameters are referenced to 1.5 V for both 0 and 1 logic levels.
Vref = 1.5 V
Figure 5-2. Input and Output Voltage Reference Levels for AC Timing Measurements
All rise and fall transition timing parameters are referenced to VIL MAX and VIH MIN for input clocks, VOL
MAX and VOH MIN for output clocks, VILP MAX and VIHP MIN for PCI input clocks, and VOLP MAX and
VOHP MIN for PCI output clocks.
Vref = VIH MIN (or VOH MIN or
VIHP MIN or VOHP MIN)
Vref = VIL MAX (or VOL MAX or
VILP MAX or VOLP MAX)
Figure 5-3. Rise and Fall Transition Time Voltage Reference Levels
5.2 Signal Transition Rates
All timings are tested with an input edge rate of 4 V per nanosecond (4 V/ns).
5.3 Timing Parameters and Board Routing Analysis
The timing parameter values specified in this data sheet do not include delays by board routing. As a good
board design practice, such delays must always be taken into account. Timing values may be adjusted by
increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information
specification (IBIS) models to analyze the timing characteristics correctly. If needed, external logic
hardware such as buffers may be used to compensate any timing differences.
52
PARAMETER MEASUREMENT INFORMATION
Submit Documentation Feedback