C8051F52X Datasheet, PDF (161/220 Pages) Silicon Laboratories – 8/4/2 kB ISP Flash MCU Family

C8051F52x-53x
SFR Definition 17.17. LINMUL: LIN Multiplier Register
R/W
R/W
PRESCL1 PRESCL0
Bit7
Bit6
R/W
MUL4
Bit5
R/W
MUL3
Bit4
R/W
MUL2
Bit3
R/W
MUL1
Bit2
R/W
MUL0
Bit1
R/W
Reset Value
DIV 00000000
Bit0
SFR
Address:
0x0D
(indirect)
Bit7–6: PRESCL1–0:Prescaler used to create the baud rate.
Bit5–1: MUL4–0: Multiplier used to create the baud rate.
Bit0: DIV: Most significative bit of the divider used to create the baud rate.
SFR Definition 17.18. LINID: LIN ID Register
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
ID5
ID4
ID3
ID2
ID1
ID0 00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
SFR
Address:
0x0E
(indirect)
Bit7–6: UNUSED. Read = 00b. Write = don’t care.
Bit5–0: ID5–0: Identifier
17.4. LIN Interface Setup and Operation
The Hardware based LIN peripheral allows for the implementation of both Master and Slave nodes with
minimal firmware overhead and complete control of the interface status while allowing for interrupt and
polled mode operation.
The first step to use the peripheral is to define the basic characteristics of the node to be implemented with
the microcontroller:
•Mode - Master or Slave
•Baud Rate - Either defined manually or using the autobaud feature (slave mode only) implemented in
the peripheral.
•Checksum Type - The peripheral implements both the Classic and the Enhanced Checksum formats
in Hardware.
17.4.1. Mode Definition
Following the LIN specification the peripheral implements in HW both the Slave and Master operating
modes. The following C-code fragment implements the master mode in the part:
LINCF |= 0x40;
// Master Mode Selected
Rev. 0.3
161