HD64336900G Datasheet, PDF(302/408 Page) Renesas Technology Corp – 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HD64336900G Datasheet, PDF (302/408 Pages) Renesas Technology Corp – 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

◁

Low Voltage Detection Interrupt (LVDI) Circuit

(When Internally Generated Voltage is used for Detection):

Figure 17.5 shows the timing of the operation of the LVDI circuit.

The LVDI circuit is enabled after a power-on reset, however, the interrupt request is disabled. To

enable the LVDI, the LVDDF bit and LVDUF bit in LVDSR must be cleared to 0 and then the

LVDDE bit or LVDUE bit in LVDCR must be set to 1. After that, the output settings of ports

must be made.

To cancel the LVDI, follow the procedures written in section 17.3.2 (4), Operating Procedures for

Enabling/Disabling LVDR and LVDI Circuits.

To restart the LVDI circuit after standby mode, set the LVDE bit to 1, write 1 to VDDII (if

necessary), and wait for 50 Âµs (tLVDON) given by a software timer until the reference voltage and

the low-voltage detection power supply have settled. Then, clear the LVDDF and LVDUF bits to

0 and set the LVDDE or the LVDUE bit to 1. After that, the output settings of ports must be made.

When the power-supply voltage falls below Vint (D) (Typ. = 3.7 V) voltage, the LVDI circuit

clears the LVDINT signal to 0 and sets the LVDDF bit to 1. If the LVDDE bit is 1 at this time, an

IRQ0 interrupt request is generated. In this case, the necessary data must be saved in the external

EEPROM and a transition to standby mode or subsleep mode must be made. Until this processing

is completed, the power supply voltage must be higher than the lower limit of the guaranteed

operating voltage.

When the power-supply voltage does not fall below the Vreset1 (Typ. = 2.3 V) voltage and rises

above the Vint (U) (Typ. = 4.0 V) voltage, the LVDI circuit sets the LVDINT signal to 1. If the

LVDUE bit is 1 at this time, the LVDUF bit in LVDSR is set to 1 and an IRQ0 interrupt request is

simultaneously generated.

If the power supply voltage (Vcc) falls below the Vreset1 (Typ. = 2.3 V) voltage, this LSI enters

low voltage detection reset operation (when LVDRE = 1).

Rev. 1.00, 11/03, page 274 of 376

▷