English
Language : 

HD64336900G Datasheet, PDF (23/408 Pages) Renesas Technology Corp – 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series
Figure 15.18 Sample Flowchart for Master Receive Mode ........................................................250
Figure 15.19 Sample Flowchart for Slave Transmit Mode.........................................................251
Figure 15.20 Sample Flowchart for Slave Receive Mode ..........................................................252
Figure 15.21 Timing of Bit Synchronous Circuit .......................................................................254
Section 16 A/D Converter
Figure 16.1 Block Diagram of A/D Converter............................................................................256
Figure 16.2 A/D Conversion Timing ..........................................................................................262
Figure 16.3 External Trigger Input Timing.................................................................................263
Figure 16.4 A/D Conversion Accuracy Definitions (1) ..............................................................264
Figure 16.5 A/D Conversion Accuracy Definitions (2) ..............................................................265
Figure 16.6 Analog Input Circuit Example.................................................................................266
Section 17 Band-Gap Circuit, Power-On Reset and Low-Voltage Detection Circuits
Figure 17.1 Block Diagram around BGR ...................................................................................268
Figure 17.2 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit....269
Figure 17.3 Operational Timing of Power-On Reset Circuit ......................................................272
Figure 17.4 Operating Timing of LVDR Circuit ........................................................................273
Figure 17.5 Operational Timing of LVDI Circuit.......................................................................275
Figure 17.6 Operational Timing of LVDI Circuit
(When Compared Voltage is Input through ExtU and ExtD Pins)).........................276
Figure 17.7 Timing for Enabling/Disabling of Low-Voltage Detection Circuit.........................277
Section 18 Power Supply Circuit
Figure 18.1 Power Supply Connection when Internal Step-Down Circuit is Used ....................279
Figure 18.2 Power Supply Connection when Internal Step-Down Circuit is Not Used .............280
Section 20 Electrical Characteristics
Figure 20.1 System Clock Input Timing.....................................................................................322
Figure 20.2 RES Low Width Timing..........................................................................................322
Figure 20.3 Input Timing............................................................................................................322
Figure 20.4 I2C Bus Interface Input/Output Timing ...................................................................323
Figure 20.5 SCK3 Input Clock Timing.......................................................................................323
Figure 20.6 SCI3 Input/Output Timing in Clocked Synchronous Mode ....................................324
Figure 20.7 Output Load Circuit.................................................................................................324
Appendix B I/O Port Block Diagrams
Figure B.1 Port 1 Block Diagram (P17) .....................................................................................355
Figure B.2 Port 1 Block Diagram (P14) .....................................................................................356
Figure B.3 Port 2 Block Diagram (P22) .....................................................................................357
Figure B.4 Port 2 Block Diagram (P21) .....................................................................................358
Figure B.5 Port 2 Block Diagram (P20) .....................................................................................359
Figure B.6 (1) Port 5 Block Diagram (P57, P56) (for H8/36912 Group) ...................................360
Figure B.6 (2) Port 5 Block Diagram (P57, P56) (for H8/36902 Group) ...................................360
Figure B.7 Port 5 Block Diagram (P55) .....................................................................................361
Figure B.8 Port 5 Block Diagram (P76) .....................................................................................362
Rev. 1.00, 11/03, page xxiii of xxviii