MC68HC08AB16A Datasheet, PDF (326/380 Pages) Motorola, Inc – HCMOS Microcontroller Unit

Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
DDRG[2:0] — Data Direction Register G Bits
These read/write bits control port G data direction. Reset clears
DDRG[2:0], configuring all port G pins as inputs.
1 = Corresponding port G pin configured as output
0 = Corresponding port G pin configured as input
NOTE:
Avoid glitches on port G pins by writing to the port G data register before
changing data direction register G bits from 0 to 1. Figure 17-24 shows
the port G I/O logic.
READ DDRG ($000E)
WRITE DDRG ($000E)
RESET
WRITE PTG ($000A)
DDRGx
PTGx
PTGx
Technical Data
326
READ PTG ($000A)
KBI
Figure 17-24. Port G I/O Circuit
When DDRGx is a logic 1, reading address $000A reads the PTGx data
latch. When DDRGx is a logic 0, reading address $000A reads the
voltage level on the pin. The data latch can always be written, regardless
of the state of its data direction bit.
Table 17-6 summarizes the operation of the port G pins.
Table 17-8. Port G Pin Functions
DDRG
Bit
0
PTG Bit
X⁽¹⁾
Accesses
I/O Pin Mode ^{to DDRG}
Read/Write
Input, Hi-Z⁽²⁾ DDRG[2:0]
1
X
Output
DDRG[2:0]
Notes:
1. X = don’t care.
2. Hi-Z = high impedance.
3. Writing affects data register, but does not affect the input.
Accesses to PTG
Read
Pin
PTG[2:0]
Write
PTG[2:0]⁽³⁾
PTG[2:0]
MC68HC08AB16A — Rev. 2.0
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA