MC68HC08AB16A Datasheet, PDF (119/380 Pages) Motorola, Inc – HCMOS Microcontroller Unit

Freescale Semiconductor, Inc.
System Integration Module (SIM)
SIM Registers
8.8 SIM Registers
The SIM has three memory mapped registers. Table 8-4 shows the
mapping of these registers.
Address
$FE00
$FE01
$FE03
Table 8-4. SIM Registers
Register
SBSR
SRSR
SBFCR
Access Mode
User
User
User
8.8.1 SIM Break Status Register
The SIM break status register (SBSR) contains a flag to indicate that a
break caused an exit from stop or wait mode.
Address: $FE00
Bit 7
6
5
4
3
2
1
Bit 0
Read:
SBSW
R
R
R
R
R
R
R
Write:
Note⁽¹⁾
Reset: 0
0
0
0
0
0
0
0
R = Reserved
Note: 1. Writing a logic 0 clears SBSW.
Figure 8-17. SIM Break Status Register (SBSR)
SBSW — SIM Break STOP/WAIT
This status bit is useful in applications requiring a return to stop or wait
mode after exiting from a break interrupt. SBSW can be cleared by
writing a logic 0 to it. Reset clears SBSW.
1 = Stop or wait mode was exited by break interrupt
0 = Stop or wait mode was not exited by break interrupt
SBSW can be read within the break state SWI routine. The user can
modify the return address on the stack by subtracting one from it. The
following code is an example of this.
MC68HC08AB16A — Rev. 2.0
MOTOROLA
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
119