English
Language : 

PIC18F87J10 Datasheet, PDF (139/394 Pages) Microchip Technology – 64/80-Pin High-Performance, 1-Mbit Flash Microcontrollers with nanoWatt Technology
PIC18F87J10 FAMILY
TABLE 10-19: PORTJ FUNCTIONS
Pin Name
Function
TRIS
Setting
I/O
I/O
Type
Description
RJ0/ALE
RJ0
0
O
DIG LATJ<0> data output.
1
I
ST PORTJ<0> data input.
ALE
x
O
DIG External memory interface address latch enable control output; takes
priority over digital I/O.
RJ1/OE
RJ1
0
O
DIG LATJ<1> data output.
1
I
ST PORTJ<1> data input.
OE
x
O
DIG External memory interface output enable control output; takes priority
over digital I/O.
RJ2/WRL
RJ2
0
O
DIG LATJ<2> data output.
1
I
ST PORTJ<2> data input.
WRL
x
O
DIG External memory bus write low byte control; takes priority over
digital I/O.
RJ3/WRH
RJ3
0
O
DIG LATJ<3> data output.
1
I
ST PORTJ<3> data input.
WRH
x
O
DIG External memory interface write high byte control output; takes priority
over digital I/O.
RJ4/BA0
RJ4
0
O
DIG LATJ<4> data output.
1
I
ST PORTJ<4> data input.
BA0
x
O
DIG External memory interface byte address 0 control output; takes priority
over digital I/O.
RJ5/CE
RJ5
0
O
DIG LATJ<5> data output.
1
I
ST PORTJ<5> data input.
CE
x
O
DIG External memory interface chip enable control output; takes priority
over digital I/O.
RJ6/LB
RJ6
0
O
DIG LATJ<6> data output.
1
I
ST PORTJ<6> data input.
LB
x
O
DIG External memory interface lower byte enable control output; takes
priority over digital I/O.
RJ7/UB
RJ7
0
O
DIG LATJ<7> data output.
1
I
ST PORTJ<7> data input.
UB
x
O
DIG External memory interface upper byte enable control output; takes
priority over digital I/O.
Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,
TTL = TTL Buffer Input, x = Don’t care (TRIS bit does not affect port direction or is overridden for this option).
TABLE 10-20: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
PORTJ
LATJ
TRISJ
PORTG
RJ7
LATJ7
TRISJ7
RDPU
RJ6
LATJ6
TRISJ6
REPU
RJ5
LATJ5
TRISJ5
RJPU
RJ4
LATJ4
TRISJ4
RG4
RJ3
LATJ3
TRISJ3
RG3
RJ2
LATJ2
TRISJ2
RG2
RJ1
LATJ1
TRISJ1
RG1
Bit 0
RJ0
LATJ0
TRISJ0
RG0
Reset
Values
on page
52
52
52
52
 2005 Microchip Technology Inc.
Advance Information
DS39663A-page 137