CD1284 Datasheet, PDF (9/176 Pages) Intel Corporation – IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports

IEEE 1284-Compatible Parallel Interface Controller — CD1284
Tables
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Pin Descriptions ..................................................................................................20
Global Registers..................................................................................................24
Virtual Registers — Serial ...................................................................................24
Virtual Registers — Serial and Parallel ...............................................................24
Channel Registers — Serial ................................................................................25
Channel Registers — Parallel Pipeline
(Selected by Channel 0 in CAR) .........................................................................26
Channel Registers — Parallel Port
(Selected by Channel 0 in CAR) .........................................................................26
Global Registers..................................................................................................27
Virtual Registers ..................................................................................................27
Virtual Registers — Serial and Parallel ...............................................................28
Channel Registers — Serial ................................................................................28
Channel Registers — Parallel Pipeline
(Selected by Channel 0 in CAR) .........................................................................29
Channel Registers — Parallel Port
(Selected by Channel 0 in CAR) .........................................................................29
Request-Type Bit Assignments ...........................................................................38
CCSR[6:5] Encoding ...........................................................................................56
CCSR[2:1] Encoding ...........................................................................................57
COR Control Bits.................................................................................................58
Out-of-Band Pin Connections..............................................................................59
Modem Control Pin Functions .............................................................................60
Signal Names ......................................................................................................77
System Clock Settings ........................................................................................83
Baud Rate Constants — CLK = 25 MHz ...........................................................103
Baud Rate Constants — CLK = 20.2752 MHz ..................................................104
Baud Rate Constants — CLK = 20.00 MHz ......................................................104
Baud Rate Constants — CLK = 18.432 MHz ....................................................105
Baud Rate Constants — CLK = 16 MHz ...........................................................105
Asynchronous Timing Reference Parameters...................................................157
Synchronous Timing Reference Parameters ....................................................164
Datasheet
9